TW200733134A - Control method of nonvolatile storage device - Google Patents
Control method of nonvolatile storage deviceInfo
- Publication number
- TW200733134A TW200733134A TW095145293A TW95145293A TW200733134A TW 200733134 A TW200733134 A TW 200733134A TW 095145293 A TW095145293 A TW 095145293A TW 95145293 A TW95145293 A TW 95145293A TW 200733134 A TW200733134 A TW 200733134A
- Authority
- TW
- Taiwan
- Prior art keywords
- trapping
- control method
- storage device
- nonvolatile storage
- initialization
- Prior art date
Links
- 238000000034 method Methods 0.000 title abstract 2
- 238000009825 accumulation Methods 0.000 abstract 2
- 238000012795 verification Methods 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0466—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS]
- G11C16/0475—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS] comprising two or more independent storage sites which store independent data
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Read Only Memory (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2005/023011 WO2007069321A1 (ja) | 2005-12-15 | 2005-12-15 | 不揮発性記憶装置、および不揮発性記憶装置の制御方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW200733134A true TW200733134A (en) | 2007-09-01 |
| TWI334608B TWI334608B (en) | 2010-12-11 |
Family
ID=38162643
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW095145293A TWI334608B (en) | 2005-12-15 | 2006-12-06 | Control method of nonvolatile storage device |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US7372743B2 (zh) |
| JP (1) | JP4672024B2 (zh) |
| TW (1) | TWI334608B (zh) |
| WO (1) | WO2007069321A1 (zh) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7835183B2 (en) * | 2006-12-18 | 2010-11-16 | Spansion Llc | Nonvolatile storage device and control method thereof |
| JP2009301600A (ja) * | 2008-06-10 | 2009-12-24 | Panasonic Corp | 不揮発性半導体記憶装置および信号処理システム |
| US8072802B2 (en) * | 2008-12-05 | 2011-12-06 | Spansion Llc | Memory employing redundant cell array of multi-bit cells |
| US7916529B2 (en) * | 2009-02-13 | 2011-03-29 | Spansion Llc | Pin diode device and architecture |
| JP5801049B2 (ja) | 2010-12-28 | 2015-10-28 | ラピスセミコンダクタ株式会社 | 半導体記憶装置へのデータの書込み方法及び半導体記憶装置 |
| KR102197787B1 (ko) | 2014-07-03 | 2021-01-04 | 삼성전자주식회사 | 비휘발성 메모리 장치 및 그 동작 방법 |
| US10522229B2 (en) | 2017-08-30 | 2019-12-31 | Micron Technology, Inc. | Secure erase for data corruption |
| US12033703B2 (en) * | 2021-10-09 | 2024-07-09 | Infineon Technologies LLC | Multibit memory device and method of operating the same |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6331951B1 (en) * | 2000-11-21 | 2001-12-18 | Advanced Micro Devices, Inc. | Method and system for embedded chip erase verification |
| US6456533B1 (en) * | 2001-02-28 | 2002-09-24 | Advanced Micro Devices, Inc. | Higher program VT and faster programming rates based on improved erase methods |
| JP3796457B2 (ja) * | 2002-02-28 | 2006-07-12 | 富士通株式会社 | 不揮発性半導体記憶装置 |
| JP2003282744A (ja) * | 2002-03-22 | 2003-10-03 | Seiko Epson Corp | 不揮発性記憶装置 |
| US6690602B1 (en) * | 2002-04-08 | 2004-02-10 | Advanced Micro Devices, Inc. | Algorithm dynamic reference programming |
| JP2004079602A (ja) * | 2002-08-12 | 2004-03-11 | Fujitsu Ltd | トラップ層を有する不揮発性メモリ |
| US6822909B1 (en) * | 2003-04-24 | 2004-11-23 | Advanced Micro Devices, Inc. | Method of controlling program threshold voltage distribution of a dual cell memory device |
-
2005
- 2005-12-15 JP JP2007550049A patent/JP4672024B2/ja not_active Expired - Fee Related
- 2005-12-15 WO PCT/JP2005/023011 patent/WO2007069321A1/ja not_active Ceased
-
2006
- 2006-12-06 TW TW095145293A patent/TWI334608B/zh not_active IP Right Cessation
- 2006-12-13 US US11/639,128 patent/US7372743B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPWO2007069321A1 (ja) | 2009-05-21 |
| US20070183193A1 (en) | 2007-08-09 |
| WO2007069321A1 (ja) | 2007-06-21 |
| TWI334608B (en) | 2010-12-11 |
| US7372743B2 (en) | 2008-05-13 |
| JP4672024B2 (ja) | 2011-04-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW200715571A (en) | Semiconductor device | |
| TW201129978A (en) | A method and apparatus for operation of a NAND-like dual charge retaining transistor NOR flash memory device | |
| WO2005106886A3 (en) | Refreshing data stored in a flash memory | |
| WO2009017368A3 (en) | Input/output control method and apparatus optimized for flash memory | |
| EP2498259A3 (en) | Methods and system for erasing data stored in nonvolatile memory in low power applications | |
| WO2008124760A3 (en) | Non-volatile memory and method for predictive programming | |
| JP2009541909A5 (zh) | ||
| WO2007114955A3 (en) | Methods for erasing and programming memory devices | |
| TW200506952A (en) | Semiconductor device | |
| TW200703342A (en) | Erasing non-volatile memory using individual verification and additional erasing of subsets of memory cells | |
| TW200713459A (en) | Hole annealing methods of non-volatile memory cells | |
| EP4055604A4 (en) | HYBRID ERASE MODE FOR HIGH DATA RETENTION IN A STORAGE DEVICE | |
| MX2010009283A (es) | Dispositivo de unidad de disco optico. | |
| TW200733134A (en) | Control method of nonvolatile storage device | |
| WO2010056504A3 (en) | Erase voltage reduction in a non-volatile memory device | |
| WO2007117610A3 (en) | Methods for erasing memory devices and multi-level programming memory device | |
| WO2008070578A3 (en) | Method for reducing charge loss in analog floating gate cell | |
| TW200701237A (en) | Reference scheme for a non-volatile semiconductor memory device | |
| AU2003303724A8 (en) | Method and apparatus for emulating an eeprom using non-volatile floating gate memory cells | |
| WO2009009260A3 (en) | Dielectric charge-trapping materials having doped metal sites | |
| WO2007035278A3 (en) | Multi - bit flash memory device having improved program rate | |
| TW200509129A (en) | Non-volatile dynamic random access memory | |
| TW200703340A (en) | Soft programming non-volatile memory utilizing individual verification and additional soft programming of subsets of memory cells | |
| WO2007024565A3 (en) | Nonvolatile memory cell programming | |
| TW200719347A (en) | High performance flash memory device capable of high density data storage |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |