TW200727393A - Method for creating new via - Google Patents

Method for creating new via

Info

Publication number
TW200727393A
TW200727393A TW095100811A TW95100811A TW200727393A TW 200727393 A TW200727393 A TW 200727393A TW 095100811 A TW095100811 A TW 095100811A TW 95100811 A TW95100811 A TW 95100811A TW 200727393 A TW200727393 A TW 200727393A
Authority
TW
Taiwan
Prior art keywords
vias
integrated circuit
creating new
metal layers
new via
Prior art date
Application number
TW095100811A
Other languages
English (en)
Other versions
TWI292605B (en
Inventor
Shih-Yi Su
Original Assignee
Himax Tech Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Himax Tech Inc filed Critical Himax Tech Inc
Priority to TW095100811A priority Critical patent/TWI292605B/zh
Priority to US11/649,220 priority patent/US7647566B2/en
Publication of TW200727393A publication Critical patent/TW200727393A/zh
Application granted granted Critical
Publication of TWI292605B publication Critical patent/TWI292605B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226Via connections in a multilevel interconnection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
TW095100811A 2006-01-09 2006-01-09 Method for creating new via TWI292605B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW095100811A TWI292605B (en) 2006-01-09 2006-01-09 Method for creating new via
US11/649,220 US7647566B2 (en) 2006-01-09 2007-01-04 Method for creating new via

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW095100811A TWI292605B (en) 2006-01-09 2006-01-09 Method for creating new via

Publications (2)

Publication Number Publication Date
TW200727393A true TW200727393A (en) 2007-07-16
TWI292605B TWI292605B (en) 2008-01-11

Family

ID=38234189

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095100811A TWI292605B (en) 2006-01-09 2006-01-09 Method for creating new via

Country Status (2)

Country Link
US (1) US7647566B2 (zh)
TW (1) TWI292605B (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5125768B2 (ja) * 2008-05-29 2013-01-23 富士通株式会社 電源網解析装置、電源網解析方法及び電源網解析プログラム

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5574853A (en) * 1994-01-03 1996-11-12 Texas Instruments Incorporated Testing integrated circuit designs on a computer simulation using modified serialized scan patterns
US5798937A (en) * 1995-09-28 1998-08-25 Motorola, Inc. Method and apparatus for forming redundant vias between conductive layers of an integrated circuit
JP4112244B2 (ja) * 2002-03-04 2008-07-02 富士通株式会社 半導体集積回路素子の設計システム、プログラム、記録媒体、及び、半導体集積回路素子の設計方法
US20030188271A1 (en) * 2002-04-02 2003-10-02 Institute Of High Performance Computing System and method for integrated circuit design
US6904575B2 (en) * 2002-06-11 2005-06-07 International Business Machines Corporation Method for improving chip yields in the presence of via flaring
JP2004258869A (ja) 2003-02-25 2004-09-16 Denso Corp 実装回路設計方法、実装回路設計システムおよび実装回路設計プログラム
US20050188339A1 (en) * 2004-02-25 2005-08-25 Anderson David M. System and method for navigating design information associated with an IC design

Also Published As

Publication number Publication date
US20070162883A1 (en) 2007-07-12
US7647566B2 (en) 2010-01-12
TWI292605B (en) 2008-01-11

Similar Documents

Publication Publication Date Title
TW200512799A (en) Method for programming a routing layout design through one via layer
TW200703590A (en) Method of fabricating wiring board and method of fabricating semiconductor device
WO2013126308A8 (en) High current, low equivalent series resistance printed circuit board coil for power transfer application
IN2015DN02964A (zh)
CN102548225B (zh) 一种pcb板的制作方法
JP2006517053A5 (zh)
TW200610108A (en) A manufacturing method of an electronic part built-in substrate
TW200627585A (en) Semiconductor device and method for fabricating the same
CN102523704A (zh) 一种多阶hdi板的生产方法
TW200739811A (en) Interconnect structure of an integrated circuit, damascene structure, semiconductor structure and fabrication methods thereof
TW200709315A (en) Manufacturing method for electronic substrate, electronic substrate, and electronic apparatus
TW200627653A (en) Interconnection structure through passive component
JP2014131032A (ja) 電子部品内蔵基板及びその製造方法
DE602009001232D1 (de) Leiterplatte und Herstellungsverfahren dafür
WO2007091211A3 (en) Circuit arrangement and method for detecting a power down situation of a voltage supply source
TW200616142A (en) Integrated circuit design for routing an electrical connection
WO2012087059A3 (en) Printed circuit board and method for manufacturing the same
WO2012087058A3 (en) Printed circuit board and method for manufacturing the same
TW200744424A (en) Method for manufacturing via holes used in printed circuit boards
JP2007286691A (ja) 集積回路設計装置
MX2011013414A (es) Metodo de fabricacion de una tarjeta de circuito de modulo de potencia, modulo de potencia y nucleo magnetico del mismo.
WO2009054105A1 (ja) 部品内蔵プリント配線基板およびその製造方法
TW200618289A (en) Integrated circuit and method for manufacturing
TW200727393A (en) Method for creating new via
TW200518183A (en) Method for combining via patterns into a single mask

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees