TW200703360A - Page buffer architecture for programming, erasing and reading nanoscale resistive memory devices - Google Patents
Page buffer architecture for programming, erasing and reading nanoscale resistive memory devicesInfo
- Publication number
- TW200703360A TW200703360A TW095118969A TW95118969A TW200703360A TW 200703360 A TW200703360 A TW 200703360A TW 095118969 A TW095118969 A TW 095118969A TW 95118969 A TW95118969 A TW 95118969A TW 200703360 A TW200703360 A TW 200703360A
- Authority
- TW
- Taiwan
- Prior art keywords
- memory devices
- erasing
- programming
- resistive memory
- reading
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0064—Verifying circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0097—Erasing, e.g. resetting, circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/106—Data output latches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1069—I/O lines read out arrangements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1096—Write circuits, e.g. I/O line write drivers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
- G11C2013/0076—Write operation performed depending on read result
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
- G11C2013/0085—Write a page or sector of information simultaneously, e.g. a complete row or word line
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/22—Control and timing of internal memory operations
- G11C2207/2245—Memory devices with an internal cache buffer
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/139,227 US7259983B2 (en) | 2005-05-27 | 2005-05-27 | Page buffer architecture for programming, erasing and reading nanoscale resistive memory devices |
Publications (1)
Publication Number | Publication Date |
---|---|
TW200703360A true TW200703360A (en) | 2007-01-16 |
Family
ID=37068259
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW095118969A TW200703360A (en) | 2005-05-27 | 2006-05-29 | Page buffer architecture for programming, erasing and reading nanoscale resistive memory devices |
Country Status (7)
Country | Link |
---|---|
US (1) | US7259983B2 (zh) |
EP (1) | EP1883929A1 (zh) |
JP (1) | JP4704460B2 (zh) |
KR (1) | KR20080022120A (zh) |
CN (2) | CN101171642A (zh) |
TW (1) | TW200703360A (zh) |
WO (1) | WO2006130438A1 (zh) |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7471556B2 (en) * | 2007-05-15 | 2008-12-30 | Super Talent Electronics, Inc. | Local bank write buffers for accelerating a phase-change memory |
US7259983B2 (en) * | 2005-05-27 | 2007-08-21 | Spansion Llc | Page buffer architecture for programming, erasing and reading nanoscale resistive memory devices |
US8077495B2 (en) * | 2006-12-05 | 2011-12-13 | Spansion Llc | Method of programming, erasing and repairing a memory device |
US7474579B2 (en) * | 2006-12-20 | 2009-01-06 | Spansion Llc | Use of periodic refresh in medium retention memory arrays |
JP5253784B2 (ja) * | 2007-10-17 | 2013-07-31 | 株式会社東芝 | 不揮発性半導体記憶装置 |
US8213243B2 (en) * | 2009-12-15 | 2012-07-03 | Sandisk 3D Llc | Program cycle skip |
JP5404683B2 (ja) | 2011-03-23 | 2014-02-05 | 株式会社東芝 | 抵抗変化メモリ |
CN102855928A (zh) * | 2011-06-28 | 2013-01-02 | 中国科学院微电子研究所 | 电阻转变存储器阵列及对其进行存储操作的方法 |
KR101959846B1 (ko) * | 2012-03-02 | 2019-03-20 | 삼성전자주식회사 | 저항성 메모리 장치 |
US8947944B2 (en) | 2013-03-15 | 2015-02-03 | Sandisk 3D Llc | Program cycle skip evaluation before write operations in non-volatile memory |
US8947972B2 (en) | 2013-03-15 | 2015-02-03 | Sandisk 3D Llc | Dynamic address grouping for parallel programming in non-volatile memory |
US9711225B2 (en) | 2013-10-16 | 2017-07-18 | Sandisk Technologies Llc | Regrouping and skipping cycles in non-volatile memory |
CN107209257B (zh) | 2014-12-17 | 2021-07-27 | 文卡塔·古鲁帕萨德 | 线性调频行波解及谱 |
US9564215B2 (en) | 2015-02-11 | 2017-02-07 | Sandisk Technologies Llc | Independent sense amplifier addressing and quota sharing in non-volatile memory |
CN113409840A (zh) * | 2021-06-30 | 2021-09-17 | 芯天下技术股份有限公司 | 状态寄存器及其写操作方法、芯片、装置 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2647321B2 (ja) * | 1991-12-19 | 1997-08-27 | 株式会社東芝 | 不揮発性半導体記憶装置及びこれを用いた記憶システム |
US5777923A (en) * | 1996-06-17 | 1998-07-07 | Aplus Integrated Circuits, Inc. | Flash memory read/write controller |
JPH10154394A (ja) * | 1996-11-21 | 1998-06-09 | Toshiba Corp | メモリ装置 |
JP3093723B2 (ja) * | 1998-04-22 | 2000-10-03 | 日本電気アイシーマイコンシステム株式会社 | 半導体集積回路 |
JP3701886B2 (ja) * | 2001-04-27 | 2005-10-05 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 記憶回路ブロック及びアクセス方法 |
US6643213B2 (en) * | 2002-03-12 | 2003-11-04 | Hewlett-Packard Development Company, L.P. | Write pulse circuit for a magnetic memory |
JP4187148B2 (ja) * | 2002-12-03 | 2008-11-26 | シャープ株式会社 | 半導体記憶装置のデータ書き込み制御方法 |
DE10300521A1 (de) * | 2003-01-09 | 2004-07-22 | Siemens Ag | Organoresistiver Speicher |
JP4285082B2 (ja) * | 2003-05-27 | 2009-06-24 | ソニー株式会社 | 記憶装置 |
US7259983B2 (en) * | 2005-05-27 | 2007-08-21 | Spansion Llc | Page buffer architecture for programming, erasing and reading nanoscale resistive memory devices |
-
2005
- 2005-05-27 US US11/139,227 patent/US7259983B2/en active Active
-
2006
- 2006-05-26 EP EP06771228A patent/EP1883929A1/en not_active Withdrawn
- 2006-05-26 WO PCT/US2006/020326 patent/WO2006130438A1/en active Application Filing
- 2006-05-26 JP JP2008513731A patent/JP4704460B2/ja active Active
- 2006-05-26 KR KR1020077030213A patent/KR20080022120A/ko not_active Application Discontinuation
- 2006-05-26 CN CNA2006800155330A patent/CN101171642A/zh active Pending
- 2006-05-26 CN CN201210105258.9A patent/CN102708912B/zh active Active
- 2006-05-29 TW TW095118969A patent/TW200703360A/zh unknown
Also Published As
Publication number | Publication date |
---|---|
CN101171642A (zh) | 2008-04-30 |
US20060268595A1 (en) | 2006-11-30 |
CN102708912A (zh) | 2012-10-03 |
US7259983B2 (en) | 2007-08-21 |
JP2008542957A (ja) | 2008-11-27 |
WO2006130438A1 (en) | 2006-12-07 |
EP1883929A1 (en) | 2008-02-06 |
JP4704460B2 (ja) | 2011-06-15 |
CN102708912B (zh) | 2016-03-16 |
KR20080022120A (ko) | 2008-03-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200703360A (en) | Page buffer architecture for programming, erasing and reading nanoscale resistive memory devices | |
TW200620311A (en) | Self-adaptive program delay circuitry for programmable memories | |
WO2005029499A3 (en) | Low power programming technique for a floating body memory transistor, memory cell, and memory array | |
TW200634823A (en) | System and method for use of on-chip non-volatile memory write cache | |
WO2008094899A3 (en) | Memory device architectures and operation | |
TW200634838A (en) | Page buffer of flash memory device with improved program operation performance and program operation control method | |
EP1164596A3 (en) | Memory system and programming method thereof | |
MY149576A (en) | Method and device for reduced read latency of non-volatile memory | |
MY127778A (en) | Flash memory command abstraction | |
WO2007062256A3 (en) | Microcontroller based flash memory digital controller system | |
TW200721016A (en) | Memory system and method of writing into nonvolatile semiconductor memory | |
GB2401460A (en) | Partial page programming of multi level flash semiconductor memory | |
WO2004044917A3 (en) | A combination nonvolatile memory using unified technology with byte, page and block write and simultaneous read and write operations | |
TW200834304A (en) | Non-volatile semiconductor memory system and data write method thereof | |
TW200620305A (en) | Memory card, semiconductor device, and method of controlling semiconductor memory | |
TW200620127A (en) | Memory card, card controller installed in memory card, and processing unit of memory card | |
TW200639869A (en) | Memory having a portion that can be switched between use as data and use as error correction code (ECC) | |
WO2006124158A3 (en) | Nonvolatile memory system using magneto-resistive random access memory (mram) | |
TW200502954A (en) | Cache integrity apparatus, systems, and methods | |
WO2006030966A3 (en) | File storage device, host apparatus, method of formatting nonvolatile semiconductor memory, and method of writing data in nonvolatile semiconductor memory | |
TW200735105A (en) | Memory device for retaining data during power-down mode and method of operating the same | |
TW200519951A (en) | Nonvolatile semiconductor memory | |
TW200710656A (en) | Nonvolatile memory device and method of reducing data transfer time of nonvolatile memory device | |
WO2007143398A3 (en) | Verify operation for non-volatile storage using different voltages | |
WO2009011266A1 (ja) | 半導体メモリ情報蓄積装置とその書き込み制御方法 |