TW200701646A - Phase lock loop and operation method thereof - Google Patents
Phase lock loop and operation method thereofInfo
- Publication number
- TW200701646A TW200701646A TW094120415A TW94120415A TW200701646A TW 200701646 A TW200701646 A TW 200701646A TW 094120415 A TW094120415 A TW 094120415A TW 94120415 A TW94120415 A TW 94120415A TW 200701646 A TW200701646 A TW 200701646A
- Authority
- TW
- Taiwan
- Prior art keywords
- signal
- generate
- reference frequency
- determined
- divided reference
- Prior art date
Links
- 230000010355 oscillation Effects 0.000 abstract 2
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/113—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using frequency discriminator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/1972—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for reducing the locking time interval
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW094120415A TWI296464B (en) | 2005-06-20 | 2005-06-20 | Phase lock loop and operating method thereof |
US11/455,730 US7511579B2 (en) | 2005-06-20 | 2006-06-20 | Phase lock loop and operating method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW094120415A TWI296464B (en) | 2005-06-20 | 2005-06-20 | Phase lock loop and operating method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200701646A true TW200701646A (en) | 2007-01-01 |
TWI296464B TWI296464B (en) | 2008-05-01 |
Family
ID=37588729
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW094120415A TWI296464B (en) | 2005-06-20 | 2005-06-20 | Phase lock loop and operating method thereof |
Country Status (2)
Country | Link |
---|---|
US (1) | US7511579B2 (zh) |
TW (1) | TWI296464B (zh) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7859346B2 (en) * | 2007-01-10 | 2010-12-28 | Mstar Semiconductor, Inc. | Clock generator and associated self-test and switching-control method |
US8113271B2 (en) * | 2007-03-26 | 2012-02-14 | Baker Hughes Incorporated | Cutting tool for cutting a downhole tubular |
KR100915817B1 (ko) * | 2007-10-09 | 2009-09-07 | 주식회사 하이닉스반도체 | Dll 회로 |
US7928782B2 (en) * | 2009-01-28 | 2011-04-19 | Micron Technology, Inc. | Digital locked loops and methods with configurable operating parameters |
US8618840B1 (en) * | 2012-07-11 | 2013-12-31 | Fujitsu Limited | Frequency synthesizer tuning |
US9065459B1 (en) * | 2013-03-14 | 2015-06-23 | Integrated Device Technology, Inc. | Clock generation circuits using jitter attenuation control circuits with dynamic range shifting |
US9030241B2 (en) | 2013-04-30 | 2015-05-12 | Micrel, Inc. | PLL frequency synthesizer with multi-curve VCO implementing closed loop curve searching |
US8872556B1 (en) | 2013-04-30 | 2014-10-28 | Micrel, Inc. | PLL frequency synthesizer with multi-curve VCO implementing closed loop curve searching using charge pump current modulation |
US9225322B2 (en) | 2013-12-17 | 2015-12-29 | Micron Technology, Inc. | Apparatuses and methods for providing clock signals |
US9385769B2 (en) * | 2014-12-05 | 2016-07-05 | Xilinx, Inc. | Phase-locked loop with an adjustable output divider |
TWI619351B (zh) * | 2016-05-06 | 2018-03-21 | 瑞鼎科技股份有限公司 | 頻率合成裝置及使用其之自動校正方法 |
US10158364B1 (en) * | 2017-08-31 | 2018-12-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Realignment strength controller for solving loop conflict of realignment phase lock loop |
US11070218B2 (en) * | 2019-04-17 | 2021-07-20 | Texas Instruments Incorporated | Real time counter-based method for the determination and measurement of frequency lock time in phase-locked loops |
US10873335B2 (en) * | 2019-05-02 | 2020-12-22 | Apple Inc. | Divider control and reset for phase-locked loops |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4365349A (en) * | 1980-02-01 | 1982-12-21 | Nippon Gakki Seizo Kabushiki Kaisha | Radio receiver having phase locked loop and automatic frequency control loop for stably maintaining local oscillator frequency of voltage-controlled local oscillator |
IT1295950B1 (it) * | 1997-11-06 | 1999-05-28 | Cselt Centro Studi Lab Telecom | Circuito ad aggancio di fase. |
IT1303599B1 (it) * | 1998-12-11 | 2000-11-14 | Cselt Ct Studi E Lab T | Circuito ad aggancio di fase. |
JP3488180B2 (ja) * | 2000-05-30 | 2004-01-19 | 松下電器産業株式会社 | 周波数シンセサイザ |
US6545547B2 (en) * | 2000-08-18 | 2003-04-08 | Texas Instruments Incorporated | Method for tuning a VCO using a phase lock loop |
US6597249B2 (en) * | 2001-09-04 | 2003-07-22 | Prominenet Communications, Inc. | Fast coarse tuning control for PLL frequency synthesizer |
JP3674850B2 (ja) | 2001-12-11 | 2005-07-27 | ソニー株式会社 | 電圧制御発振器の自走周波数の自動調整機能を有する位相ロックループ回路 |
US6710664B2 (en) * | 2002-04-22 | 2004-03-23 | Rf Micro Devices, Inc. | Coarse tuning for fractional-N synthesizers |
US6903613B1 (en) * | 2002-12-20 | 2005-06-07 | Cypress Semiconductor Corporation | Voltage controlled oscillator |
EP1545008A1 (en) * | 2003-12-19 | 2005-06-22 | STMicroelectronics Limited | PLL architecture |
US7047146B2 (en) * | 2003-12-19 | 2006-05-16 | Airoha Technology Corp | Method for automatically calibrating the frequency range of a PLL and associated PLL capable of automatic calibration |
-
2005
- 2005-06-20 TW TW094120415A patent/TWI296464B/zh active
-
2006
- 2006-06-20 US US11/455,730 patent/US7511579B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
TWI296464B (en) | 2008-05-01 |
US7511579B2 (en) | 2009-03-31 |
US20070001770A1 (en) | 2007-01-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200701646A (en) | Phase lock loop and operation method thereof | |
WO2006083396A3 (en) | Fractional-n offset phase locked loop | |
ATE494660T1 (de) | Frequenzsynthesizer | |
US20100214031A1 (en) | Spectrum spread clock generation device | |
JP5129270B2 (ja) | マイクロプロセッサー用の位相ロックループの動的周波数スケーリングの方法と装置 | |
TW200726093A (en) | Configuration and controlling method of fractional-N PLL having fractional frequency divider | |
TW200715700A (en) | Calibration circuit and operation method for voltage-controlled oscillator | |
TW200735537A (en) | Phase-locked loop circuit, delay-locked loop circuit and method of tuning output frequencies of the same | |
WO2013014541A3 (en) | Methods and devices for multiple-mode radio frequency synthesizers | |
EP3493405A3 (en) | Chirp signal synthesizer using plls | |
WO2008036389A3 (en) | Frequency synthesizer using two phase locked loops | |
US7605664B2 (en) | All digital phase locked loop system and method | |
TW200616341A (en) | Phase-locked loop having dynamically adjustable up/down pulse widths | |
TW200723706A (en) | Charge pump, phase-locked loop utilizing the charge pump to achieve compensated loop bandwidth, and related method thereof | |
WO2004054107A3 (de) | Phasenregelkreis mit modulator | |
EP3035535A1 (en) | ADPLL with a TDC having a reduced DTC range | |
ATE409366T1 (de) | Pll- synthesizer mit verbesserter vco vorabstimmung | |
TW200707912A (en) | Operating a phase locked loop | |
JP2003133972A (ja) | 無線送信機を有する電子装置 | |
JP4033154B2 (ja) | フラクショナルn周波数シンセサイザ装置 | |
TW200721686A (en) | Frequency synthesizer | |
TW200642285A (en) | A modulation method and apparatus with adjustable divisors of the dividers in phase-locked loop | |
TW200705814A (en) | Phase lock loop, method and apparatus for fixed output frequency of phase lock loop thereof | |
JP2011244120A5 (zh) | ||
TW200603546A (en) | Phase locked loop with nonlinear phase-error response characteristic |