TW200630820A - Low-latency data decryption interface - Google Patents
Low-latency data decryption interfaceInfo
- Publication number
- TW200630820A TW200630820A TW094130107A TW94130107A TW200630820A TW 200630820 A TW200630820 A TW 200630820A TW 094130107 A TW094130107 A TW 094130107A TW 94130107 A TW94130107 A TW 94130107A TW 200630820 A TW200630820 A TW 200630820A
- Authority
- TW
- Taiwan
- Prior art keywords
- low
- encrypted data
- data decryption
- latency data
- decryption interface
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/72—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in cryptographic circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/12—Details relating to cryptographic hardware or logic circuitry
- H04L2209/125—Parallelization or pipelining, e.g. for accelerating processing of cryptographic operations
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L63/00—Network architectures or network communication protocols for network security
- H04L63/12—Applying verification of the received information
- H04L63/123—Applying verification of the received information received data contents, e.g. message integrity
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computer Security & Cryptography (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Signal Processing (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Storage Device Security (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/932,727 US7409558B2 (en) | 2004-09-02 | 2004-09-02 | Low-latency data decryption interface |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200630820A true TW200630820A (en) | 2006-09-01 |
TWI357000B TWI357000B (en) | 2012-01-21 |
Family
ID=35944850
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW094130107A TWI357000B (en) | 2004-09-02 | 2005-09-02 | Low-latency data decryption interface |
Country Status (3)
Country | Link |
---|---|
US (2) | US7409558B2 (zh) |
JP (1) | JP4870952B2 (zh) |
TW (1) | TWI357000B (zh) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7496753B2 (en) * | 2004-09-02 | 2009-02-24 | International Business Machines Corporation | Data encryption interface for reducing encrypt latency impact on standard traffic |
US7409558B2 (en) * | 2004-09-02 | 2008-08-05 | International Business Machines Corporation | Low-latency data decryption interface |
US8144868B2 (en) * | 2005-05-25 | 2012-03-27 | Zenith Electronics Llc | Encryption/decryption of program data but not PSI data |
US8189786B2 (en) * | 2005-05-25 | 2012-05-29 | Zenith Electronics Llc | Encryption system |
JP5294761B2 (ja) * | 2008-08-29 | 2013-09-18 | パナソニック株式会社 | セキュア通信装置、セキュア通信方法及びプログラム |
US10255463B2 (en) * | 2008-11-17 | 2019-04-09 | International Business Machines Corporation | Secure computer architecture |
SG181635A1 (en) * | 2009-12-11 | 2012-07-30 | Eads Singapore Pte Ltd | Wireless packet data transmission system with signal validity detector |
US8601306B1 (en) * | 2010-06-22 | 2013-12-03 | Xilinx, Inc. | Decryption of configuration data for multi-die integrated circuits |
US8058897B1 (en) | 2010-06-28 | 2011-11-15 | Xilinx, Inc. | Configuration of a multi-die integrated circuit |
US8769302B2 (en) | 2011-10-14 | 2014-07-01 | International Business Machines Corporation | Encrypting data and characterization data that describes valid contents of a column |
US8726039B2 (en) * | 2012-06-14 | 2014-05-13 | International Business Machines Corporation | Reducing decryption latency for encryption processing |
US9091727B1 (en) | 2012-10-16 | 2015-07-28 | Xilinx, Inc. | Configuration and testing of multiple-die integrated circuits |
DE102013219698A1 (de) * | 2013-09-30 | 2015-04-02 | Siemens Aktiengesellschaft | Filtern eines Datenpaketes durch eine Netzwerkfiltereinrichtung |
US9710320B2 (en) | 2015-03-23 | 2017-07-18 | Microsoft Technology Licensing, Llc | Data processing validation |
US11394531B2 (en) | 2019-07-12 | 2022-07-19 | Intel Corporation | Overhead reduction for link protection |
US20210211467A1 (en) * | 2020-04-02 | 2021-07-08 | Intel Corporation | Offload of decryption operations |
Family Cites Families (71)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5191611A (en) * | 1989-04-03 | 1993-03-02 | Lang Gerald S | Method and apparatus for protecting material on storage media and for transferring material on storage media to various recipients |
CA2044860A1 (en) * | 1990-06-29 | 1991-12-30 | Amar Gupta | Cryptography processor and method with optional status endcoding |
US5303302A (en) * | 1992-06-18 | 1994-04-12 | Digital Equipment Corporation | Network packet receiver with buffer logic for reassembling interleaved data packets |
US5268962A (en) * | 1992-07-21 | 1993-12-07 | Digital Equipment Corporation | Computer network with modified host-to-host encryption keys |
US5796976A (en) * | 1993-05-04 | 1998-08-18 | Digital Equipment Corporation | Temporary storage having entries smaller than memory bus |
US5337357A (en) * | 1993-06-17 | 1994-08-09 | Software Security, Inc. | Method of software distribution protection |
US5996062A (en) * | 1993-11-24 | 1999-11-30 | Intergraph Corporation | Method and apparatus for controlling an instruction pipeline in a data processing system |
US5563946A (en) * | 1994-04-25 | 1996-10-08 | International Business Machines Corporation | Method and apparatus for enabling trial period use of software products: method and apparatus for passing encrypted files between data processing systems |
US5864683A (en) * | 1994-10-12 | 1999-01-26 | Secure Computing Corporartion | System for providing secure internetwork by connecting type enforcing secure computers to external network for limiting access to data based on user and process access rights |
US5646687A (en) * | 1994-12-29 | 1997-07-08 | Lucent Technologies Inc. | Temporally-pipelined predictive encoder/decoder circuit and method |
JP4084428B2 (ja) * | 1996-02-02 | 2008-04-30 | 富士通株式会社 | 半導体記憶装置 |
US5721871A (en) * | 1996-02-09 | 1998-02-24 | Motorola, Inc. | Memory system ensuring coherency for memory buffers in a data communication system |
US5757919A (en) * | 1996-12-12 | 1998-05-26 | Intel Corporation | Cryptographically protected paging subsystem |
DE19724072C2 (de) * | 1997-06-07 | 1999-04-01 | Deutsche Telekom Ag | Vorrichtung zur Durchführung eines Blockchiffrierverfahrens |
US6708273B1 (en) * | 1997-09-16 | 2004-03-16 | Safenet, Inc. | Apparatus and method for implementing IPSEC transforms within an integrated circuit |
US6704871B1 (en) * | 1997-09-16 | 2004-03-09 | Safenet, Inc. | Cryptographic co-processor |
US5961626A (en) * | 1997-10-10 | 1999-10-05 | Motorola, Inc. | Method and processing interface for transferring data between host systems and a packetized processing system |
DE69735262D1 (de) * | 1997-11-24 | 2006-04-20 | St Microelectronics Srl | MPEG-2 Dekodierung mit reduziertem Speicherbedarf durch Rekomprimierung mit adaptiver baumstrukturierter Vektorquantisierung |
US6088800A (en) * | 1998-02-27 | 2000-07-11 | Mosaid Technologies, Incorporated | Encryption processor with shared memory interconnect |
US7739381B2 (en) * | 1998-03-11 | 2010-06-15 | Commvault Systems, Inc. | System and method for providing encryption in storage operations in a storage network, such as for use by application service providers that provide data storage services |
US6157955A (en) * | 1998-06-15 | 2000-12-05 | Intel Corporation | Packet processing system including a policy engine having a classification unit |
US6272609B1 (en) * | 1998-07-31 | 2001-08-07 | Micron Electronics, Inc. | Pipelined memory controller |
JP2000295274A (ja) * | 1999-04-05 | 2000-10-20 | Nec Corp | パケット交換装置 |
US6477646B1 (en) * | 1999-07-08 | 2002-11-05 | Broadcom Corporation | Security chip architecture and implementations for cryptography acceleration |
US20030014627A1 (en) * | 1999-07-08 | 2003-01-16 | Broadcom Corporation | Distributed processing in a cryptography acceleration chip |
TW546935B (en) * | 1999-08-30 | 2003-08-11 | Nagracard Sa | Multi-module encryption method |
US6925563B1 (en) * | 1999-09-22 | 2005-08-02 | Raytheon Company | Multiplication of modular numbers |
US6870929B1 (en) * | 1999-12-22 | 2005-03-22 | Juniper Networks, Inc. | High throughput system for encryption and other data operations |
JP4558879B2 (ja) * | 2000-02-15 | 2010-10-06 | 富士通株式会社 | テーブルを用いたデータ処理装置および処理システム |
US20020048364A1 (en) * | 2000-08-24 | 2002-04-25 | Vdg, Inc. | Parallel block encryption method and modes for data confidentiality and integrity protection |
US7362859B1 (en) * | 2000-10-06 | 2008-04-22 | Sandia Corporation | Enhancement of utilization of encryption engine |
US6931543B1 (en) * | 2000-11-28 | 2005-08-16 | Xilinx, Inc. | Programmable logic device with decryption algorithm and decryption key |
US6751756B1 (en) * | 2000-12-01 | 2004-06-15 | Unisys Corporation | First level cache parity error inject |
US20020087724A1 (en) * | 2000-12-29 | 2002-07-04 | Ragula Systems D/B/A Fatpipe Networks | Combining connections for parallel access to multiple frame relay and other private networks |
US7017064B2 (en) * | 2001-05-09 | 2006-03-21 | Mosaid Technologies, Inc. | Calculating apparatus having a plurality of stages |
US7266703B2 (en) * | 2001-06-13 | 2007-09-04 | Itt Manufacturing Enterprises, Inc. | Single-pass cryptographic processor and method |
US7360076B2 (en) * | 2001-06-13 | 2008-04-15 | Itt Manufacturing Enterprises, Inc. | Security association data cache and structure |
US20030172189A1 (en) * | 2001-07-02 | 2003-09-11 | Globespanvirata Incorporated | Communications system using rings architecture |
US7366784B2 (en) * | 2001-11-27 | 2008-04-29 | Hitachi, Ltd. | System and method for providing and using a VLAN-aware storage device |
US7305567B1 (en) * | 2002-03-01 | 2007-12-04 | Cavium Networks, In. | Decoupled architecture for data ciphering operations |
US7260217B1 (en) * | 2002-03-01 | 2007-08-21 | Cavium Networks, Inc. | Speculative execution for data ciphering operations |
TWI230532B (en) * | 2002-03-05 | 2005-04-01 | Admtek Inc | Pipelined engine for encryption/authentication in IPSEC |
US20030196081A1 (en) * | 2002-04-11 | 2003-10-16 | Raymond Savarda | Methods, systems, and computer program products for processing a packet-object using multiple pipelined processing modules |
US7007103B2 (en) * | 2002-04-30 | 2006-02-28 | Microsoft Corporation | Method to offload a network stack |
US20060242313A1 (en) * | 2002-05-06 | 2006-10-26 | Lewiz Communications | Network content processor including packet engine |
JP4195264B2 (ja) * | 2002-09-09 | 2008-12-10 | 株式会社アイピースクエア | 情報処理装置及び情報処理方法 |
JP2004140482A (ja) * | 2002-10-16 | 2004-05-13 | Fujitsu Ltd | 暗号通信を行うノード装置、暗号通信システムおよび方法 |
JP2004180234A (ja) * | 2002-11-29 | 2004-06-24 | Matsushita Electric Ind Co Ltd | 暗号パケット処理装置 |
US7397797B2 (en) * | 2002-12-13 | 2008-07-08 | Nvidia Corporation | Method and apparatus for performing network processing functions |
US7362772B1 (en) * | 2002-12-13 | 2008-04-22 | Nvidia Corporation | Network processing pipeline chipset for routing and host packet processing |
US7188250B1 (en) * | 2002-12-13 | 2007-03-06 | Nvidia Corporation | Method and apparatus for performing network processing functions |
US7324547B1 (en) * | 2002-12-13 | 2008-01-29 | Nvidia Corporation | Internet protocol (IP) router residing in a processor chipset |
US20040218760A1 (en) * | 2003-01-03 | 2004-11-04 | Chaudhuri Parimal Pal | System and method for data encryption and compression (encompression) |
US7603549B1 (en) * | 2003-02-11 | 2009-10-13 | Cpacket Networks Inc. | Network security protocol processor and method thereof |
US7320069B1 (en) * | 2003-02-14 | 2008-01-15 | Novell, Inc. | Selective encryption of media data |
JP2004345247A (ja) * | 2003-05-22 | 2004-12-09 | Matsushita Electric Ind Co Ltd | インクジェット式記録装置 |
JP4551635B2 (ja) * | 2003-07-31 | 2010-09-29 | ソニー株式会社 | パイプライン処理システムおよび情報処理装置 |
JP4082300B2 (ja) * | 2003-08-29 | 2008-04-30 | ソニー株式会社 | パイプライン処理システムおよび情報処理装置 |
JP2005078656A (ja) * | 2003-08-29 | 2005-03-24 | Sony Corp | パイプライン処理システムおよび情報処理装置 |
JP4263976B2 (ja) * | 2003-09-24 | 2009-05-13 | 株式会社東芝 | オンチップマルチコア型耐タンパプロセッサ |
US7545928B1 (en) * | 2003-12-08 | 2009-06-09 | Advanced Micro Devices, Inc. | Triple DES critical timing path improvement |
US7412726B1 (en) * | 2003-12-08 | 2008-08-12 | Advanced Micro Devices, Inc. | Method and apparatus for out of order writing of status fields for receive IPsec processing |
US7580519B1 (en) * | 2003-12-08 | 2009-08-25 | Advanced Micro Devices, Inc. | Triple DES gigabit/s performance using single DES engine |
US7512787B1 (en) * | 2004-02-03 | 2009-03-31 | Advanced Micro Devices, Inc. | Receive IPSEC in-line processing of mutable fields for AH algorithm |
US7685434B2 (en) * | 2004-03-02 | 2010-03-23 | Advanced Micro Devices, Inc. | Two parallel engines for high speed transmit IPsec processing |
US7406595B1 (en) * | 2004-05-05 | 2008-07-29 | The United States Of America As Represented By The Director, National Security Agency | Method of packet encryption that allows for pipelining |
US7502474B2 (en) * | 2004-05-06 | 2009-03-10 | Advanced Micro Devices, Inc. | Network interface with security association data prefetch for high speed offloaded security processing |
US7526085B1 (en) * | 2004-07-13 | 2009-04-28 | Advanced Micro Devices, Inc. | Throughput and latency of inbound and outbound IPsec processing |
US7496753B2 (en) * | 2004-09-02 | 2009-02-24 | International Business Machines Corporation | Data encryption interface for reducing encrypt latency impact on standard traffic |
US7409558B2 (en) * | 2004-09-02 | 2008-08-05 | International Business Machines Corporation | Low-latency data decryption interface |
US7657756B2 (en) * | 2004-10-08 | 2010-02-02 | International Business Machines Corporaiton | Secure memory caching structures for data, integrity and version values |
-
2004
- 2004-09-02 US US10/932,727 patent/US7409558B2/en active Active
-
2005
- 2005-08-31 JP JP2005251301A patent/JP4870952B2/ja active Active
- 2005-09-02 TW TW094130107A patent/TWI357000B/zh active
-
2008
- 2008-06-19 US US12/142,007 patent/US8069353B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US7409558B2 (en) | 2008-08-05 |
JP2006074780A (ja) | 2006-03-16 |
JP4870952B2 (ja) | 2012-02-08 |
US8069353B2 (en) | 2011-11-29 |
TWI357000B (en) | 2012-01-21 |
US20060047953A1 (en) | 2006-03-02 |
US20080288780A1 (en) | 2008-11-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200630820A (en) | Low-latency data decryption interface | |
WO2008042871A3 (en) | Methods and apparatus for securely signing on to a website via a security website | |
TW200707255A (en) | Data transcription in a data storage device | |
EP1944712A3 (en) | Methods and apparatus for protecting data | |
WO2008021693A3 (en) | Method and apparatus for error detection in a data block | |
GB2443984B (en) | Methods and apparatus for the secure handling of data in a microcontroller | |
EP1847060A4 (en) | METHOD AND SYSTEM FOR DISTRIBUTING AN ENCRYPTION KEY USING UNINTERRUPTED ASSOCIATED CONTINGENCY | |
ATE374494T1 (de) | System und verfahren zum schutz eines computers gegen computerattacken in einer sicheren kommunikation | |
MX2011013511A (es) | Acceso a medidor seguro desde un lector movil. | |
WO2009158086A3 (en) | Techniques for ensuring authentication and integrity of communications | |
IL209799A0 (en) | Method, device and system for cryptographic key generation | |
WO2007120215A3 (en) | Secure electronic commerce using mutating identifiers | |
TW200636500A (en) | Methods and apparatus for resource management in a processor | |
WO2008049032A3 (en) | System and method for secure transaction | |
WO2006082985A3 (en) | Methods and apparatus for providing a secure booting sequence in a processor | |
TW200707254A (en) | Method for fast decryption of processor instructions in an encrypted instruction power tm architecture | |
WO2008079524A3 (en) | Key protection mechanism | |
WO2007103612A3 (en) | Encryption and verification using partial public key | |
TW200731074A (en) | Hardware-assisted device configuration detection | |
EP2363822A3 (en) | PC secure video path | |
MX2011006772A (es) | Metodo y sistema para procesar de manera segura una transaccion. | |
WO2008151339A3 (de) | Verfahren und architektur zur sicherung von echtzeitdaten | |
WO2010044937A3 (en) | System and method for electronic data security | |
WO2008110786A3 (en) | Verification of movement of items | |
WO2009002059A3 (en) | Method and system for sharing contents with removable storage |