TW200630810A - Interface for compressed data transfer between host system and parallel data processing system - Google Patents

Interface for compressed data transfer between host system and parallel data processing system

Info

Publication number
TW200630810A
TW200630810A TW094138941A TW94138941A TW200630810A TW 200630810 A TW200630810 A TW 200630810A TW 094138941 A TW094138941 A TW 094138941A TW 94138941 A TW94138941 A TW 94138941A TW 200630810 A TW200630810 A TW 200630810A
Authority
TW
Taiwan
Prior art keywords
interface
data bus
parallel data
signals
host system
Prior art date
Application number
TW094138941A
Other languages
English (en)
Inventor
Alison A Przybysz
Daniel S Cohen
Original Assignee
Atmel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corp filed Critical Atmel Corp
Publication of TW200630810A publication Critical patent/TW200630810A/zh

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/20—Servers specifically adapted for the distribution of content, e.g. VOD servers; Operations thereof
    • H04N21/23—Processing of content or additional data; Elementary server operations; Server middleware
    • H04N21/236—Assembling of a multiplex stream, e.g. transport stream, by combining a video stream with other content or additional data, e.g. inserting a URL [Uniform Resource Locator] into a video stream, multiplexing software data into a video stream; Remultiplexing of multiplex streams; Insertion of stuffing bits into the multiplex stream, e.g. to obtain a constant bit-rate; Assembling of a packetised elementary stream
    • H04N21/23614—Multiplexing of additional data and video streams
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M9/00—Parallel/series conversion or vice versa
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/14—Channel dividing arrangements, i.e. in which a single bit stream is divided between several baseband channels and reassembled at the receiver
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4902—Pulse width modulation; Pulse position modulation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4904—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/0045—Correction by a latch cascade
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/434—Disassembling of a multiplex stream, e.g. demultiplexing audio and video streams, extraction of additional data from a video stream; Remultiplexing of multiplex streams; Extraction or processing of SI; Disassembling of packetised elementary stream
    • H04N21/4348—Demultiplexing of additional data and video streams
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0008—Synchronisation information channels, e.g. clock distribution lines
TW094138941A 2004-11-23 2005-11-07 Interface for compressed data transfer between host system and parallel data processing system TW200630810A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/995,696 US7328299B2 (en) 2004-11-23 2004-11-23 Interface for compressed data transfer between host system and parallel data processing system

Publications (1)

Publication Number Publication Date
TW200630810A true TW200630810A (en) 2006-09-01

Family

ID=36462257

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094138941A TW200630810A (en) 2004-11-23 2005-11-07 Interface for compressed data transfer between host system and parallel data processing system

Country Status (5)

Country Link
US (1) US7328299B2 (zh)
EP (1) EP1820105A4 (zh)
CN (1) CN101137969A (zh)
TW (1) TW200630810A (zh)
WO (1) WO2006057739A2 (zh)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8391432B2 (en) * 2005-08-08 2013-03-05 Hewlett-Packard Development Company, L.P. Data serializer
US7558902B2 (en) * 2006-09-29 2009-07-07 Silicon Laboratories Inc. Bus to MCU bridge
US20080127006A1 (en) * 2006-10-27 2008-05-29 International Business Machines Corporation Real-Time Data Stream Decompressor
US7934045B2 (en) * 2009-06-09 2011-04-26 International Business Machines Corporation Redundant and fault tolerant control of an I/O enclosure by multiple hosts
US8600171B2 (en) * 2009-12-10 2013-12-03 Canon Kabushiki Kaisha Image labeling using parallel processing
TWI414207B (zh) * 2010-07-16 2013-11-01 Macroblock Inc 串列控制器與串列雙向控制器
US8904078B2 (en) * 2012-10-22 2014-12-02 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. High speed serial peripheral interface system
CN104237666B (zh) * 2013-06-21 2017-05-03 京微雅格（北京）科技有限公司 联合测试行为组织串联链中器件的测试方法
US9471523B2 (en) * 2013-09-18 2016-10-18 Infineon Technologies Ag Serial interface systems and methods having multiple modes of serial communication
WO2016081192A1 (en) 2014-11-20 2016-05-26 Rambus Inc. Memory systems and methods for improved power management
FR3043477B1 (fr) * 2015-11-10 2017-11-24 E2V Semiconductors Procede de synchronisation de convertisseurs de donnees par un signal transmis de proche en proche
US9705697B1 (en) * 2016-03-14 2017-07-11 Cypress Semiconductor Corporation Transceiver for communication and method for controlling communication

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4280221A (en) * 1979-05-31 1981-07-21 The Boeing Company Digital data communication system
DE3373730D1 (en) * 1983-12-15 1987-10-22 Ibm Series-parallel/parallel-series device for variable bit length configuration
JPH0691513B2 (ja) * 1989-01-27 1994-11-14 富士通株式会社 データ伝送誤り検出方式
GB8921143D0 (en) * 1989-09-19 1989-11-08 Psion Plc Serial data transmission
US5274763A (en) * 1990-12-28 1993-12-28 Apple Computer, Inc. Data path apparatus for IO adapter
US5321400A (en) * 1992-03-13 1994-06-14 Nec Corporation Serial data interface circuit dealing with a plurality of receiving modes
JP3369227B2 (ja) * 1992-11-09 2003-01-20 株式会社東芝 プロセッサ
US5686913A (en) * 1995-10-06 1997-11-11 Analog Devices, Inc. Serial data interface apparatus and method for detecting an input word length and selecting an operating mode accordingly
US5845107A (en) * 1996-07-03 1998-12-01 Intel Corporation Signaling protocol conversion between a processor and a high-performance system bus
US5835752A (en) * 1996-10-18 1998-11-10 Samsung Electronics Co. Ltd. PCI interface synchronization
US6314485B1 (en) * 1997-11-14 2001-11-06 Agere Systems Guardian Corp. Automatic status register
US6885319B2 (en) * 1999-01-29 2005-04-26 Quickshift, Inc. System and method for generating optimally compressed data from a plurality of data compression/decompression engines implementing different data compression algorithms
US6510483B1 (en) * 2000-03-21 2003-01-21 Cypress Semiconductor Corp. Circuit, architecture and method for reading an address counter and/or matching a bus width through one or more synchronous ports
DE10119824B4 (de) * 2001-04-23 2004-03-18 Institut für Rundfunktechnik GmbH Verfahren zum Umsetzen eines seriellen Datenstroms aus digitalen Abtastwerten eines 4:2:2 Komponentensignals auf das Eingangsdatenformat eines Adapters für ein Kommunikationsnetz mit asynchronem Übertragungsmodus
US6542096B2 (en) * 2001-08-24 2003-04-01 Quicklogic Corporation Serializer/deserializer embedded in a programmable device
US6968472B2 (en) * 2002-04-22 2005-11-22 Silicon Labs Cp. Inc. Serial data interface

Also Published As

Publication number Publication date
WO2006057739A3 (en) 2007-05-24
US20060112293A1 (en) 2006-05-25
US7328299B2 (en) 2008-02-05
EP1820105A2 (en) 2007-08-22
EP1820105A4 (en) 2008-11-26
WO2006057739A2 (en) 2006-06-01
CN101137969A (zh) 2008-03-05

Similar Documents

Publication Publication Date Title
TW200630810A (en) Interface for compressed data transfer between host system and parallel data processing system
EP1737174A4 (en) TRANSMITTER CIRCUIT, RECEIVER CIRCUIT, CLOCK EXTRACTING CIRCUIT, DATA TRANSMISSION METHOD, AND DATA TRANSMISSION SYSTEM
WO2007085522A3 (en) Apparatus and method for efficient communication of producer/consumer buffer status
WO2004036526A3 (en) System and method for receiving a wireless status signal in a vehicle from a remote electronic system
TW200625831A (en) Power-scavenging receiver to generate a signal to be used to control operational state
AU2003205213A8 (en) Methods and apparatus for reducing power usage of a transmitter and receiver coupled via a differential serial data link
TW200708036A (en) Mobile device interface for input devices
WO2007011439A3 (en) Processor controlled interface
TW200715129A (en) Method and apparatus for data transmission in a wireless communication system and data transmission method
TW200733038A (en) Display, timing controller and column driver integrated circuit using clock embedded multi-level signaling
WO2007013878A3 (en) System and method of transmitting data from an aircraft
GB0809633D0 (en) Broadcast receiver system
TW200707201A (en) Computer system and control method of the same
TW200604825A (en) Apparatus and method of establishing data transmission speed for serial advanced technology attachment interface
TW200704991A (en) Optical transceiver module and control method thereof
MX2007012323A (es) Metodo y aparato para cancelar la interferencia de senales de alta velocidad de datos, de alta potencia.
TW200951471A (en) Mixed GPS receiving method and associated device and system
TW200732544A (en) Wireless fingerprint recognition system for electronic lock and method thereof
TW201332215A (zh) 天線裝置和天線切換電路
TW200625062A (en) Methods and systems for a reference clock
TW200419997A (en) Wireless display device and display means thereof
WO2002056488A3 (en) Digital interface in radio-frequency apparatus and associated methods
AU2003260395A1 (en) Method and station for transmitting data in a radio communication system
TW200609820A (en) Control system for controlling a plurality of computers
TW200729773A (en) System and method for controlling the transmit power of a wireless module