TW200618275A - High voltage tolerant I/O circuit using native NMOS transistor for improved performance - Google Patents

High voltage tolerant I/O circuit using native NMOS transistor for improved performance

Info

Publication number
TW200618275A
TW200618275A TW094136541A TW94136541A TW200618275A TW 200618275 A TW200618275 A TW 200618275A TW 094136541 A TW094136541 A TW 094136541A TW 94136541 A TW94136541 A TW 94136541A TW 200618275 A TW200618275 A TW 200618275A
Authority
TW
Taiwan
Prior art keywords
circuit
high voltage
control logic
gate control
output
Prior art date
Application number
TW094136541A
Other languages
English (en)
Other versions
TWI280660B (en
Inventor
Kuo-Tsai Li
Chi-Chiang Lin
Original Assignee
Taiwan Semiconductor Mfg Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Mfg Co Ltd filed Critical Taiwan Semiconductor Mfg Co Ltd
Publication of TW200618275A publication Critical patent/TW200618275A/zh
Application granted granted Critical
Publication of TWI280660B publication Critical patent/TWI280660B/zh

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
TW094136541A 2004-10-28 2005-10-19 High voltage tolerant I/O circuit using native NMOS transistor for improved performance TWI280660B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/978,019 US7113018B2 (en) 2004-10-28 2004-10-28 High voltage tolerant I/O circuit using native NMOS transistor for improved performance

Publications (2)

Publication Number Publication Date
TW200618275A true TW200618275A (en) 2006-06-01
TWI280660B TWI280660B (en) 2007-05-01

Family

ID=36261096

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094136541A TWI280660B (en) 2004-10-28 2005-10-19 High voltage tolerant I/O circuit using native NMOS transistor for improved performance

Country Status (3)

Country Link
US (1) US7113018B2 (zh)
CN (1) CN1783720B (zh)
TW (1) TWI280660B (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI466445B (zh) * 2012-04-16 2014-12-21 Global Unichip Corp 輸出入電路

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7642600B1 (en) 2006-12-07 2010-01-05 National Semiconductor Corporation System and method for providing a low voltage thin gate input/output structure with thick gate overvoltage/backdrive protection
US20090309647A1 (en) * 2008-06-16 2009-12-17 Integrated Device Technology, Inc. High voltage tolerant pass-gate assembly for an integrated circuit
US8692605B2 (en) * 2011-06-27 2014-04-08 Mediatek Inc. Receiving circuits for core circuits
US9379601B2 (en) * 2013-04-10 2016-06-28 Himax Analogic, Inc. Charge module, driving circuit, and operating method
US10063188B2 (en) 2016-04-28 2018-08-28 Silicon Laboratories Inc. Leakage tolerant oscillator
CN108255753B (zh) * 2016-12-28 2020-05-19 中芯国际集成电路制造(上海)有限公司 I/o接收机及其接收电路
US20230046820A1 (en) * 2020-02-10 2023-02-16 Nanovision Biosciences, Inc. Apparatuses and methods for wirelessly powered charge-balanced electrical stimulation

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2708333B2 (ja) * 1992-09-02 1998-02-04 株式会社東芝 レベルシフタ回路
JP2978346B2 (ja) 1992-11-30 1999-11-15 三菱電機株式会社 半導体集積回路装置の入力回路
JP3038094B2 (ja) 1992-12-24 2000-05-08 三菱電機株式会社 半導体集積回路装置の出力回路
US5397941A (en) * 1993-08-20 1995-03-14 National Semiconductor Corporation Interface circuits between powered down devices and a bus
US5424659A (en) 1994-06-20 1995-06-13 International Business Machines Corp. Mixed voltage output buffer circuit
US5418476A (en) 1994-07-28 1995-05-23 At&T Corp. Low voltage output buffer with improved speed
JP3152867B2 (ja) * 1995-08-25 2001-04-03 株式会社東芝 レベルシフト半導体装置
US6175952B1 (en) * 1997-05-27 2001-01-16 Altera Corporation Technique of fabricating integrated circuits having interfaces compatible with different operating voltage conditions
JP3297324B2 (ja) 1996-10-30 2002-07-02 富士通株式会社 レジスト組成物、レジストパターンの形成方法及び半導体装置の製造方法
US5907249A (en) 1997-02-19 1999-05-25 S3 Incorporated Voltage tolerant input/output buffer
US6064251A (en) * 1997-08-27 2000-05-16 Integrated Silicon Solution, Inc. System and method for a low voltage charge pump with large output voltage range
US6255850B1 (en) * 1997-10-28 2001-07-03 Altera Corporation Integrated circuit with both clamp protection and high impedance protection from input overshoot
US6366159B1 (en) * 1998-02-23 2002-04-02 Intel Corporation Dynamic bias circuitry utilizing early voltage clamp and translinear techniques
KR100272671B1 (ko) 1998-03-09 2000-11-15 윤종용 데이터 트랜시버 및 그것을 갖는 버스 인터페이스
KR100292408B1 (ko) 1999-03-04 2001-06-01 윤종용 고 전압 톨러런트 인터페이스 회로
US6563367B1 (en) * 2000-08-16 2003-05-13 Altera Corporation Interconnection switch structures
US6483386B1 (en) * 2000-09-29 2002-11-19 Cypress Semiconductor Corp. Low voltage differential amplifier with high voltage protection
US6784700B1 (en) * 2002-09-03 2004-08-31 Cypress Semiconductor Corporation Input buffer circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI466445B (zh) * 2012-04-16 2014-12-21 Global Unichip Corp 輸出入電路

Also Published As

Publication number Publication date
US20060091917A1 (en) 2006-05-04
US7113018B2 (en) 2006-09-26
TWI280660B (en) 2007-05-01
CN1783720B (zh) 2010-05-05
CN1783720A (zh) 2006-06-07

Similar Documents

Publication Publication Date Title
TW200618275A (en) High voltage tolerant I/O circuit using native NMOS transistor for improved performance
WO2006053292A3 (en) Apparatus and method for enhanced transient blocking
TW200636970A (en) High input voltage tolerant input/output circuit being free from electrostatic discharge voltage
TW200740108A (en) I/O circuit
TW200614657A (en) Buffer amplifier, drive integrated circuit and display device using said drive integrated circuit
WO2008070510A3 (en) High speed, leakage tolerant, double bootstrapped multiplexer circuit with high voltage isolation
TW200616331A (en) Voltage tolerant structure for I/O cells
KR100919655B1 (ko) 입출력 회로
US7667525B2 (en) Bus switch circuit with back-gate control during power down
JP2006074228A5 (zh)
US8896363B2 (en) Analog switching circuit, associated control circuit and method
ATE539475T1 (de) Spiegelsteuersystem
US20130307591A1 (en) Depletion-mode circuit
US9287875B2 (en) Load switch for controlling electrical coupling between power supply and load
US8841955B1 (en) Voltage level shifter
TW200707903A (en) Low power voltage detection circuit and method therefor
WO2007083008A3 (fr) Dispositif de commande d'un transistor mos
EP2536023B1 (en) Method and apparatus for biasing rail to rail DMOS amplifier output stage
TW200727257A (en) A gate driver for eliminating deficient in a display apparatus, and a display apparatus using the same
WO2007103611A3 (en) Low voltage output buffer and method for buffering digital output data
AU2003260358A1 (en) Supply voltage modulation circuit for mos transistors, reconfigurable logic device and method of processing an input signal to a logic circuit
JP2008148378A (ja) 半導体集積回路および電源装置
US20180287379A1 (en) Negative voltage tolerant io circuitry for io pad
EP2146433A3 (fr) Dispositif de sauvegarde de la configuration de terminaux d'un circuit intègre, et procédé de mise en action du dispositif
TW200701641A (en) Pre-buffer level shifter and output buffer apparatus