TW200525497A - Real time data stream processor - Google Patents

Real time data stream processor Download PDF

Info

Publication number
TW200525497A
TW200525497A TW093134009A TW93134009A TW200525497A TW 200525497 A TW200525497 A TW 200525497A TW 093134009 A TW093134009 A TW 093134009A TW 93134009 A TW93134009 A TW 93134009A TW 200525497 A TW200525497 A TW 200525497A
Authority
TW
Taiwan
Prior art keywords
display
data stream
patent application
item
data
Prior art date
Application number
TW093134009A
Other languages
English (en)
Chinese (zh)
Inventor
Peter Dean Swartz
Ramesh Dandapani
Xu Dong
Original Assignee
Genesis Microchip Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Genesis Microchip Inc filed Critical Genesis Microchip Inc
Publication of TW200525497A publication Critical patent/TW200525497A/zh

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0117—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving conversion of the spatial resolution of the incoming video signal
    • H04N7/012—Conversion between an interlaced and a progressive signal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2370/00—Aspects of data communication
    • G09G2370/04—Exchange of auxiliary data, i.e. other than image data, between monitor and graphics controller
    • G09G2370/045—Exchange of auxiliary data, i.e. other than image data, between monitor and graphics controller using multiple communication channels, e.g. parallel and serial
    • G09G2370/047—Exchange of auxiliary data, i.e. other than image data, between monitor and graphics controller using multiple communication channels, e.g. parallel and serial using display data channel standard [DDC] communication

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Computer Graphics (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Television Systems (AREA)
  • Transforming Electric Information Into Light Information (AREA)
TW093134009A 2003-11-19 2004-11-08 Real time data stream processor TW200525497A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/707,074 US20050104899A1 (en) 2003-11-19 2003-11-19 Real time data stream processor

Publications (1)

Publication Number Publication Date
TW200525497A true TW200525497A (en) 2005-08-01

Family

ID=34435642

Family Applications (1)

Application Number Title Priority Date Filing Date
TW093134009A TW200525497A (en) 2003-11-19 2004-11-08 Real time data stream processor

Country Status (7)

Country Link
US (1) US20050104899A1 (OSRAM)
EP (1) EP1534008A1 (OSRAM)
JP (1) JP2005192199A (OSRAM)
KR (1) KR20050048529A (OSRAM)
CN (1) CN1620105A (OSRAM)
SG (1) SG112021A1 (OSRAM)
TW (1) TW200525497A (OSRAM)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7825915B2 (en) 2004-02-03 2010-11-02 Intel Corporation Codec control
US8700671B2 (en) * 2004-08-18 2014-04-15 Siemens Aktiengesellschaft System and methods for dynamic generation of point / tag configurations
US20070242160A1 (en) * 2006-04-18 2007-10-18 Marvell International Ltd. Shared memory multi video channel display apparatus and methods
US8264610B2 (en) 2006-04-18 2012-09-11 Marvell World Trade Ltd. Shared memory multi video channel display apparatus and methods
US8284322B2 (en) 2006-04-18 2012-10-09 Marvell World Trade Ltd. Shared memory multi video channel display apparatus and methods
US8218091B2 (en) 2006-04-18 2012-07-10 Marvell World Trade Ltd. Shared memory multi video channel display apparatus and methods
US8203563B2 (en) * 2006-06-16 2012-06-19 Nvidia Corporation System, method, and computer program product for adjusting a programmable graphics/audio processor based on input and output parameters
US20080055318A1 (en) * 2006-08-31 2008-03-06 Glen David I J Dynamic frame rate adjustment
US20080117329A1 (en) * 2006-11-22 2008-05-22 Richard Hayden Wyman Multi-mode video deinterlacer comprising a low delay mode
JP2008252701A (ja) * 2007-03-30 2008-10-16 Toshiba Corp 映像信号処理装置、映像表示装置および映像信号処理方法
KR100854932B1 (ko) 2007-08-06 2008-08-29 (주)씨앤에스 테크놀로지 영상 변환 기능을 가지는 영상 합성 장치
US20110080429A1 (en) * 2009-10-06 2011-04-07 Makarand Damle Overcoming a display unit resolution limit in a computing device
GB201003962D0 (en) 2010-03-10 2010-04-21 Tangentix Ltd Multimedia content delivery system
US9536288B2 (en) 2013-03-15 2017-01-03 Samsung Electronics Co., Ltd. Creating details in an image with adaptive frequency lifting
US9066025B2 (en) 2013-03-15 2015-06-23 Samsung Electronics Co., Ltd. Control of frequency lifting super-resolution with image features
US9349188B2 (en) 2013-03-15 2016-05-24 Samsung Electronics Co., Ltd. Creating details in an image with adaptive frequency strength controlled transform
US9305332B2 (en) 2013-03-15 2016-04-05 Samsung Electronics Company, Ltd. Creating details in an image with frequency lifting
US9652829B2 (en) 2015-01-22 2017-05-16 Samsung Electronics Co., Ltd. Video super-resolution by fast video segmentation for boundary accuracy control
CN105657491A (zh) * 2015-08-21 2016-06-08 乐视致新电子科技（天津）有限公司 音视频播放设备
CN114640882B (zh) * 2020-12-15 2024-06-28 腾讯科技（深圳）有限公司 视频处理方法、装置、电子设备及计算机可读存储介质
CN117785995B (zh) * 2024-02-28 2024-06-28 江西方兴科技股份有限公司 一种基于物联网屏的数据展示方法及系统

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6166772A (en) * 1997-04-01 2000-12-26 Compaq Computer Corporation Method and apparatus for display of interlaced images on non-interlaced display
US5946051A (en) * 1997-06-02 1999-08-31 Telecruz Technology, Inc. Method and apparatus for enabling a user to access data network applications from a television system
US6556193B1 (en) * 1999-04-02 2003-04-29 Teralogic, Inc. De-interlacing video images using patch-based processing
US6828961B2 (en) * 1999-12-30 2004-12-07 Texas Instruments Incorporated Color wheel synchronization in multi-frame-rate display systems
US6392712B1 (en) * 2000-03-31 2002-05-21 Intel Corporation Synchronizing interlaced and progressive video signals
JP2002175068A (ja) * 2000-09-22 2002-06-21 Canon Inc 画像表示システム、画像表示方法、記憶媒体及び画像表示装置
US7236204B2 (en) * 2001-02-20 2007-06-26 Digeo, Inc. System and method for rendering graphics and video on a display
US20030018970A1 (en) * 2001-07-19 2003-01-23 Digeo, Inc. Object representation of television programs within an interactive television system
US6954234B2 (en) * 2001-10-10 2005-10-11 Koninklijke Philips Electronics N.V Digital video data signal processing system and method of processing digital video data signals for display by a DVI-compliant digital video display
US7013403B2 (en) * 2002-07-19 2006-03-14 Sun Microsystems, Inc. Synthesizing a pixel clock with extremely close channel spacing

Also Published As

Publication number Publication date
JP2005192199A (ja) 2005-07-14
KR20050048529A (ko) 2005-05-24
SG112021A1 (en) 2005-06-29
EP1534008A1 (en) 2005-05-25
US20050104899A1 (en) 2005-05-19
CN1620105A (zh) 2005-05-25

Similar Documents

Publication Publication Date Title
TW200525497A (en) Real time data stream processor
US7158186B2 (en) Method and system for changing the frame rate to be optimal for the material being displayed while maintaining a stable image throughout
US7268826B2 (en) Method and apparatus for synchronizing audio and video data
US6469744B1 (en) Methods and apparatus for encoding, decoding and displaying images in a manner that produces smooth motion
KR101554685B1 (ko) 비디오 프로세싱을 기술하기 위한 방법, 장치 및 머신 판독가능 매체
US6549240B1 (en) Format and frame rate conversion for display of 24Hz source video
CN103814577B (zh) 发送装置、发送方法、接收装置、接收方法和发送/接收系统
US20100177161A1 (en) Multiplexed stereoscopic video transmission
US20090310016A1 (en) Video output apparatus and control method thereof
US20040252756A1 (en) Video signal frame rate modifier and method for 3D video applications
JP5262546B2 (ja) 映像信号処理システム、再生装置および表示装置、ならびに映像信号処理方法
JP3499302B2 (ja) テレビジョン受信機
JP4568469B2 (ja) ２つの異なるビデオプログラムを同時に記録及び表示するための方法及び装置
US20050168483A1 (en) Device and method for processing video signal
US7616264B1 (en) Cropped and scaled picture-in-picture system and method
US20060268175A1 (en) Display apparatus and control method thereof
US20030234892A1 (en) Television receiver with reduced flicker by 3/2 times standard sync
US6919929B1 (en) Method and system for implementing a video and graphics interface signaling protocol
US7508449B1 (en) Film mode judder elimination circuit and method
JP4928666B2 (ja) ２４Ｈｚソース・ビデオ表示のためのフォーマット及びフレーム・レート変換
US11930207B2 (en) Display device, signal processing device, and signal processing method
US20070122045A1 (en) System for scaling a picture unit from a first video resolution format to a second video resolution format
KR100531780B1 (ko) 선택 디코딩 및 다중 디스플레이를 위한 디지털 티브이 수신시스템 및 방법
KR100385975B1 (ko) 비디오 포맷 변환장치 및 방법
KR100745299B1 (ko) 디지털티브이의화면동기장치및방법