TW200512841A - Use of thin SOI to inhibit relaxation of SiGe layers - Google Patents

Use of thin SOI to inhibit relaxation of SiGe layers

Info

Publication number
TW200512841A
TW200512841A TW093126077A TW93126077A TW200512841A TW 200512841 A TW200512841 A TW 200512841A TW 093126077 A TW093126077 A TW 093126077A TW 93126077 A TW93126077 A TW 93126077A TW 200512841 A TW200512841 A TW 200512841A
Authority
TW
Taiwan
Prior art keywords
sige layers
thin soi
sige
soi
soi substrates
Prior art date
Application number
TW093126077A
Other languages
Chinese (zh)
Other versions
TWI304622B (en
Inventor
Stephen W Bedell
Hua-Jie Chen
Keith E Fogel
Devendra K Sadana
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of TW200512841A publication Critical patent/TW200512841A/en
Application granted granted Critical
Publication of TWI304622B publication Critical patent/TWI304622B/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10—Inorganic compounds or compositions
    • C30B29/52—Alloys
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B31/00—Diffusion or doping processes for single crystals or homogeneous polycrystalline material with defined structure; Apparatus therefor
    • C30B31/02—Diffusion or doping processes for single crystals or homogeneous polycrystalline material with defined structure; Apparatus therefor by contacting with diffusion materials in the solid state
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02373—Group 14 semiconducting materials
    • H01L21/02381—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02664—Aftertreatments
    • H01L21/02694—Controlling the interface between substrate and epitaxial layer, e.g. by ion implantation followed by annealing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
    • Y10T428/24917—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including metal layer

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Materials Engineering (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Inorganic Chemistry (AREA)
  • Ceramic Engineering (AREA)
  • Recrystallisation Techniques (AREA)
  • Physical Vapour Deposition (AREA)

Abstract

High-quality, metastable SiGe alloys are formed on SOI substrates having an SOI layer of about 500 or less, the SiGe layers can remain substantially fully strained compared to identical SiGe layers formed on thicker SOI substrates and subsequently annealed and/or oxidized at high temperature. The present invention thus provides a method of 'frustrating' metastable strained SiGe layers by growing them on thin, clean and high-quality SOI substrates.
TW093126077A 2003-09-03 2004-08-30 Use of thin soi to inhibit relaxation of sige layers TWI304622B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/654,232 US6989058B2 (en) 2003-09-03 2003-09-03 Use of thin SOI to inhibit relaxation of SiGe layers

Publications (2)

Publication Number Publication Date
TW200512841A true TW200512841A (en) 2005-04-01
TWI304622B TWI304622B (en) 2008-12-21

Family

ID=34218049

Family Applications (1)

Application Number Title Priority Date Filing Date
TW093126077A TWI304622B (en) 2003-09-03 2004-08-30 Use of thin soi to inhibit relaxation of sige layers

Country Status (5)

Country Link
US (2) US6989058B2 (en)
JP (1) JP4732725B2 (en)
KR (1) KR100602534B1 (en)
CN (1) CN100350561C (en)
TW (1) TWI304622B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI484556B (en) * 2011-06-03 2015-05-11 Applied Materials Inc Method of forming high growth rate, low resistivity germanium film on silicon substrate (2)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6972245B2 (en) * 2002-05-15 2005-12-06 The Regents Of The University Of California Method for co-fabricating strained and relaxed crystalline and poly-crystalline structures
US7169226B2 (en) * 2003-07-01 2007-01-30 International Business Machines Corporation Defect reduction by oxidation of silicon
US7084460B2 (en) * 2003-11-03 2006-08-01 International Business Machines Corporation Method for fabricating SiGe-on-insulator (SGOI) and Ge-on-insulator (GOI) substrates
JP2006270000A (en) * 2005-03-25 2006-10-05 Sumco Corp PROCESS FOR PRODUCING STRAINED Si-SOI SUBSTRATE AND STRAINED Si-SOI SUBSTRATE PRODUCED BY THAT METHOD
KR100739099B1 (en) * 2005-12-21 2007-07-12 주식회사 실트론 Epitaxial wafer and maufacturing method thereof
KR100738459B1 (en) * 2005-12-30 2007-07-11 주식회사 실트론 Method of fabricating Germanium-On-Insulator Substrate Using A SOI substrate
KR100792433B1 (en) 2006-04-28 2008-01-10 주식회사 하이닉스반도체 Method for manufacturing a semiconductor device
US7563702B2 (en) * 2006-04-28 2009-07-21 Hynix Semiconductor Inc. Method for fabricating semiconductor device
DE102006058820A1 (en) * 2006-12-13 2008-06-19 Siltronic Ag Method of making SGOI and GeOI semiconductor structures
US7923098B2 (en) * 2008-01-02 2011-04-12 The Board Of Regents Of The University Of Oklahoma Low-defect-density crystalline structure and method for making same
US8486776B2 (en) 2010-09-21 2013-07-16 International Business Machines Corporation Strained devices, methods of manufacture and design structures
US8828851B2 (en) * 2012-02-01 2014-09-09 Stmicroeletronics, Inc. Method to enable the formation of silicon germanium channel of FDSOI devices for PFET threshold voltage engineering
US9418870B2 (en) * 2014-02-12 2016-08-16 International Business Machines Corporation Silicon germanium-on-insulator formation by thermal mixing
CN106611697B (en) * 2015-10-26 2019-11-05 中芯国际集成电路制造(上海)有限公司 The forming method of semiconductor structure
US9728642B2 (en) 2015-11-04 2017-08-08 International Business Machines Corporation Retaining strain in finFET devices
US10453750B2 (en) * 2017-06-22 2019-10-22 Globalfoundries Inc. Stacked elongated nanoshapes of different semiconductor materials and structures that incorporate the nanoshapes
CN110660654B (en) * 2019-09-30 2022-05-03 闽南师范大学 Preparation method of ultra-high-quality SOI (silicon on insulator) -based bonded Ge film

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2998330B2 (en) * 1991-09-19 2000-01-11 日本電気株式会社 SIMOX substrate and method of manufacturing the same
US5461243A (en) * 1993-10-29 1995-10-24 International Business Machines Corporation Substrate for tensilely strained semiconductor
US5930634A (en) * 1997-04-21 1999-07-27 Advanced Micro Devices, Inc. Method of making an IGFET with a multilevel gate
JP3712599B2 (en) * 2000-08-25 2005-11-02 株式会社東芝 Semiconductor device and semiconductor substrate
JP2002305293A (en) * 2001-04-06 2002-10-18 Canon Inc Method of manufacturing semiconductor member, and method of manufacturing semiconductor device
US6855436B2 (en) * 2003-05-30 2005-02-15 International Business Machines Corporation Formation of silicon-germanium-on-insulator (SGOI) by an integral high temperature SIMOX-Ge interdiffusion anneal
US6593625B2 (en) * 2001-06-12 2003-07-15 International Business Machines Corporation Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing
JP2003158250A (en) * 2001-10-30 2003-05-30 Sharp Corp CMOS OF SiGe/SOI AND ITS MANUFACTURING METHOD
JP3970011B2 (en) * 2001-12-11 2007-09-05 シャープ株式会社 Semiconductor device and manufacturing method thereof
US6515335B1 (en) * 2002-01-04 2003-02-04 International Business Machines Corporation Method for fabrication of relaxed SiGe buffer layers on silicon-on-insulators and structures containing the same
US6805962B2 (en) * 2002-01-23 2004-10-19 International Business Machines Corporation Method of creating high-quality relaxed SiGe-on-insulator for strained Si CMOS applications
JP4064682B2 (en) * 2002-02-15 2008-03-19 セイコーインスツル株式会社 Integrated circuit
US6841457B2 (en) * 2002-07-16 2005-01-11 International Business Machines Corporation Use of hydrogen implantation to improve material properties of silicon-germanium-on-insulator material made by thermal diffusion
JP3873012B2 (en) * 2002-07-29 2007-01-24 株式会社東芝 Manufacturing method of semiconductor device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI484556B (en) * 2011-06-03 2015-05-11 Applied Materials Inc Method of forming high growth rate, low resistivity germanium film on silicon substrate (2)

Also Published As

Publication number Publication date
JP4732725B2 (en) 2011-07-27
US20050048778A1 (en) 2005-03-03
KR100602534B1 (en) 2006-07-19
TWI304622B (en) 2008-12-21
US6989058B2 (en) 2006-01-24
KR20050025261A (en) 2005-03-14
JP2005079601A (en) 2005-03-24
CN1601701A (en) 2005-03-30
CN100350561C (en) 2007-11-21
US20060057403A1 (en) 2006-03-16

Similar Documents

Publication Publication Date Title
TW200512841A (en) Use of thin SOI to inhibit relaxation of SiGe layers
GB2416623B (en) Substrate of gallium nitride single crystal and process for producing the same
TW200509256A (en) Method for modifying insulating film
EP1598452A4 (en) Silicon wafer, process for producing the same and method of growing silicon single crystal
TWI264048B (en) Method for selectively forming strained etch stop layers to improve FET charge carrier mobility
EP1785511A4 (en) Silicon wafer, process for producing the same and method of growing silicon single crystal
AU2003222003A1 (en) Methods for fabricating strained layers on semiconductor substrates
DE602005024611D1 (en) Process for producing dual strained SOI substrates
EP1921061A4 (en) Metal-containing compound, process for producing the same, metal-containing thin film, and method of forming the same
AU2003287710A8 (en) Composition and method for low temperature deposition of silicon-containing films
TW200715468A (en) Strained silicon on insulator (SSOI) structure with improved crystallinity in the strained silicon layer
TW200639969A (en) Treatmeny of a removed layer of Si1-yGey
TW200619734A (en) Method of manufacturing flexible display device
EP1542269A4 (en) High-resistance silicon wafer and process for producing the same
TWI346719B (en) Lithium niobate substrate and method of producing the same
WO2008071793A9 (en) Contact element
AU2003261940A8 (en) Acicular silicon crystal and process for producing the same
TW428328B (en) Fabricating method of thin film transistor
TW200737244A (en) Dielectric element and method for manufacturing the same
SG129286A1 (en) Perpendicular magnetic recording medium and methodof manufacturing thereof
AU2003272882A1 (en) Silicon carbide single crystal and method and apparatus for producing the same
TW200503294A (en) Method for forming GaN substrate
EP1610394A4 (en) Semiconductor device, process for producing the same and process for producing metal compound thin film
HK1095583A1 (en) Ortho-substituted pentafluoride sulfanyl-benzenes, method for the production thereof and the use thereof in the form of valuable synthesis intermediate stages
EP1595979A4 (en) Substrate for forming magnetic garnet single-crystal film, process for producing the same, optical device and process for producing the same

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees