TW200415739A - Device and method for detecting stress migration - Google Patents

Device and method for detecting stress migration Download PDF

Info

Publication number
TW200415739A
TW200415739A TW92132087A TW92132087A TW200415739A TW 200415739 A TW200415739 A TW 200415739A TW 92132087 A TW92132087 A TW 92132087A TW 92132087 A TW92132087 A TW 92132087A TW 200415739 A TW200415739 A TW 200415739A
Authority
TW
Taiwan
Prior art keywords
patent application
scope
interconnection
stress transfer
heating
Prior art date
Application number
TW92132087A
Other languages
Chinese (zh)
Other versions
TWI234220B (en
Inventor
Armin Fischer
Glasow Alexander Von
Hagen Jochen Von
Original Assignee
Infineon Technologies Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Ag filed Critical Infineon Technologies Ag
Publication of TW200415739A publication Critical patent/TW200415739A/en
Application granted granted Critical
Publication of TWI234220B publication Critical patent/TWI234220B/en

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/316Testing of analog circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

The invention relates to a device and a method for detecting stress migration properties of a semiconductor module (IC) finally mounted in a product-relevant housing (G) with a stress migration test structure (SMT) formed in the semiconductor module (IC). In order to increase an accuracy of detection even of a stress Σg caused by the housing (G), an integrated heating device (IH) is formed within or in direct proximity to the stress migration test structure (SMT).

Description

200415739 五、發明說明(1) 本發明係關 特別是關於一種 框的半導體模組 積體電路— 造,這 經圖案 接,一 層。 就 的速度 別是該 得愈來 與 體輸送 產生。 或應力 械應力 非傳導 匹配, 交替應 果為在 能發生 若 體基材 些平面由 化金屬化 般稱的接 提出集成 及增加的 接觸洞或 於一種裝置及方法以偵測應力 裝置及方法以偵測最後裝設於 的應力轉移性質。 般以許多經圖案化金屬化或互 介電中間絕緣層彼此電隔離。 或互連層之間或互連層與基材 觸洞或貫孔在經選擇位置被形 密度而論 電路功能 貫孔變得 愈特別易於受到 一般稱的 係因存在 於本發明 梯度而在 源自如互 中間層的 於是,導 力而定, 半導體模 〇 一種製造 或介電層 電子轉移 的直流電 所敛述的 互連層或 連層或位 熱膨脹係 致類似的 此引起在 組的互連 ’為貫 性每單 愈來愈 般稱的 相反, 及特別 應力轉 接觸洞 於之間 數之不 物質傳 電傳導 之電阻 現改良 位面積 小,基 應力轉 電子轉 是在非 移係關 產生的 的絕緣 匹配及 輸,依 材料中 被增加 的性能 ,該特 於此原 移。 移為互 常南的 於特別 質體傳 體層與 不同彈 壓縮或 空隙的 或甚至 方法被考慮,做為實例, 上所形成互連層(紹二 轉移性質及 產品相關外 連平面製 為實現在該 之間的電連 成於該絕緣 特徵如增加 徵尺寸及特 因,他們變 連材料的質 電流密度而 因機械應力 送。此種機 其他傳導及 性模數的不 拉伸應力或 形成,其結 互連中斷可 ,在於半導 ’進一步絕200415739 V. Description of the invention (1) The present invention relates in particular to a framed semiconductor module, integrated circuit, manufacturing, which is connected by a pattern, one layer. The speed should be more and more due to the body transport. Or stress mechanical non-conductive matching, the alternation should be integrated and increased contact holes that can occur if some planes of the body substrate are connected by metallization, or in a device and method to detect the stress device and method to Detect the stress transfer properties of the last installation. Generally, they are electrically isolated from each other by a number of patterned metallization or dielectric interlayers. Between the interconnection layer or between the interconnection layer and the substrate, or the via hole is formed at a selected position. As a function of the circuit, the via hole becomes more susceptible to the general term. As a result of the mutual intermediate layer, the conductivity depends on the semiconductor mold. An interconnect or connection layer or dimensional thermal expansion caused by the direct current of a manufacturing or dielectric layer electron transfer is similar. This causes the mutual interaction in the group. "Lian" is called the opposite of the consistency of each order, and the special stress-to-hole contact between the number of non-material electrical conduction resistance is now improved, the area is small, the base stress-to-electron transfer is in the non-transition system. The resulting insulation matching and loss, according to the increased performance in the material, should be the original shift. The special mass transfer layer with different elastic compression or voids or even methods that are shifted to each other are considered. As an example, the interconnect layer formed above (the nature of the second transfer and the product-related external plane system is used to achieve the The electrical connection between them is caused by the mechanical stress caused by the increase of the size and special characteristics of the insulation characteristics. They change the mass and current density of the material. The other conductive and elastic modulus of this machine does not cause tensile stress or formation. The junction interconnection is interrupted, which is because the semiconductor

200415739200415739

化学氣相 鄰絕緣層 伸應力, 屬化的情 成為貝孔 在該互連 時間後, 送產生空 致互連的 的區段圖 緣體層如藉由CVD方法( 沉積,在該互連層及相 機械應力,其如做為拉 移。在以Cu貫孔的銅金 生的應力梯度產生空穴 更精確說,為減少 散,其結果為,在特定 連層或貫孔的此質量傳 的電子性質及可甚至導 第1 A至1 c顯示簡化 之習知裝置。 沉積)在3 5 0度C的溫度被 間不同的膨脹係數已引起 產生在該互連層的應力轉 況下,如因熱不匹配所產 之傳送(空隙之形成)。 層的應力能量的空穴擴 一般數月或數年,在該互 隙,其影響該半導體模組 中斷。 以說明偵測應力轉移性質The tensile stress of the adjacent insulating layer of the chemical gas is attributed to the fact that after the interconnecting time, the edge layer layer of the segment pattern that generates the air-like interconnection is deposited by the CVD method (deposition on the interconnect layer and the Phase mechanical stress, such as pulling. Cavity is generated in the stress gradient generated by Cu through copper and gold. To be more precise, in order to reduce the dispersion, the result is that this mass is transmitted in a specific continuous layer or through hole. Electronic properties and can even lead to the simplified conventional devices shown in 1 A to 1 c. Deposition) Different expansion coefficients at temperatures of 350 ° C have caused stresses generated in the interconnect layer, such as Transmission due to heat mismatch (formation of voids). The hole in the layer's stress energy expands typically for months or years, at which the interstitial space affects the interruption of the semiconductor module. To illustrate the nature of detecting stress transfer

根據第1 Α圖,特徵化互連及特別是在積體電路或半導 體模組IC的金屬化的上述應力轉移性質的可靠度檢查被直 接在B曰圓或在该晶圓位準上進行。在此情況下,形成於半 導體模組IC的各種應力轉移測試結構SMT的電阻在固定間 隔被測量(如每小時、每天或每週一次)及與起始值的偏差 被評估。在這些測量間,晶圓被儲存於溫度超過丨5 〇度C的 爐子’其結果為這些可靠度檢查的期間可被顯著減少至約 1 0 0 0至2 0 0 0小時以涵蓋約15年的產物使用壽命。According to Fig. 1A, the reliability check of the above-mentioned stress transfer properties for characterizing interconnects and metallization, especially in integrated circuits or semiconductor module ICs, is performed directly at B-circle or at the wafer level. In this case, the resistances of the various stress transfer test structures SMT formed in the semiconductor module IC are measured at fixed intervals (such as hourly, daily, or weekly) and the deviation from the starting value is evaluated. During these measurements, wafers are stored in furnaces with temperatures in excess of 50 ° C. As a result, the period of these reliability checks can be significantly reduced to approximately 100 to 2000 hours to cover approximately 15 years Product life.

然而,在此種型式測試裝置的情況下,缺點為所得到 結果完全為不足的因缺乏在外框的最後裝設,及在此方 面’無法具在接近該產物的環境的半導體模組的應力轉移 性質的足夠準確偵測。 根據第1 B圖’此種型式的測試依此亦可於最後裝設的However, in the case of this type of test device, the disadvantages are that the obtained results are completely insufficient due to the lack of final installation of the outer frame, and in this regard, it is not possible to have stress transfer of the semiconductor module in an environment close to the product. Sufficiently accurate detection of nature. According to Figure 1 B ', this type of test can also be installed at the end.

200415739 五、發明說明(3) =式外框TG進行’半導體模叫藉由接合電 B:皮,設於模組載體Τ,例如,熱穩定陶究測試外框被ΐί 式可能不僅偵測及評估該半導體模組I。 Μ βΛ # 该裝設或該焊接連接B及該測 卜框TG的杈組載體T所引起的應力~,此種型式的檢查 、,-Q果再次不產生在具產品外框的半導體模組的互連系統之 應力轉移性質的正確敘述’特別是因與產品相 的該測試外框TG。200415739 V. Description of the invention (3) = The outer frame of TG is used to make a semiconductor mold. It is set on the module carrier T by bonding electricity B: skin. For example, the outer frame of the thermal stability ceramic test may not only detect and Evaluate the semiconductor module I. Μ βΛ # The stress caused by the installation or the solder connection B and the branch carrier T of the measuring frame TG ~, this type of inspection, -Q results again do not produce a semiconductor module with a product frame The correct description of the stress transfer properties of the interconnect system 'especially due to the test frame TG in relation to the product.

進:步地’根據第1(:圖,要被檢查的半導體模組1(:亦 可再次耩由焊接連接B及模組載體了被植入於產品相關塑膠 外框G,但在此情況下所產生的問題區域為在相對應加熱 至大於150度C的溫度ΤΕ的情況下,圍繞互連系統的層之熱 不匹配引起在產品相關應力狀態的變化,基於此原因,關 於在以此方式封裝的半導體模組Ic之應力轉移性質的正確 敘述未被獲得。此外,該外框〇的塑膠組合物亦溶解或軟 化,其結果為由此塑膠外框G的所引起的應力同樣地造成 減少的應力σ,。Further: According to the first (: figure, the semiconductor module 1 (to be inspected): (B) can also be connected by soldering B and the module carrier and implanted in the plastic frame G of the product, but in this case The problem area generated below is the change of the stress state in the product caused by the mismatch of the layers surrounding the interconnect system under the condition that the temperature TE is heated to a temperature greater than 150 degrees C. Based on this reason, A correct description of the stress transfer properties of the semiconductor package Ic packaged in a manner has not been obtained. In addition, the plastic composition of the outer frame 0 is also dissolved or softened, with the result that the stress caused by the plastic outer frame G is also caused by the same Reduced stress σ ,.

然而,沒有這些大於150度C的高溫,其較佳為由外部 加熱Ε Η產生’此種型式的可靠度檢查無法被經濟地進行, 因為他們會花費數月及常是甚至數年。 所以,本务明係基於挺供一種裝置及方法以彳貞測最後 裝設於產品相關外框的半導體模組的應力轉移性質之目 的,由此,應力轉移性質的足夠準確評估在相當短的時間 被獲得。However, without these high temperatures of more than 150 degrees C, it is preferred that a type of reliability check that is generated by external heating ε ′ cannot be performed economically because they take months and often even years. Therefore, this task is based on the purpose of providing a device and method for measuring the stress transfer properties of the semiconductor module finally installed on the relevant frame of the product. Therefore, a sufficiently accurate assessment of the stress transfer properties is relatively short. Time is gained.

第 頁 200415739 五、發明說明(4) =據本發明’此目的係藉由申請專利範圍第ι項關於 二。、特徵及藉由申請專利範圍第1 1項關於方法的方法達 轉移==力:熱裝置的使用’其在半導體模組的應力 结構而二I構=或直接接近在半導體模組的應力轉移測試 I 》成以達到就地加熱該應力轉移測試結構之目的, 2的加速以減少測試時間,由產品相關外框所引起 的^力由此基本上是維持不變的。 -互=第結構f括至少一個形成於第 緣層的第一及第二互連區域。因該應力轉 所決形成於半導體模組的可提供互連層内,對 程度意義被ί到。’關於在半導體模組的應力轉移性質的高 車侄為σ亥第一互連區域的表面及/或體積及/¾該第 ;大於該互連區域的表面及/或體 的時間期間的進一口步;匕=;;的酉因己工,可靠度檢查 面的岸力及在辨并向 減 到,因作用在經放大表 為進一牛祕?可擴散的空穴的數目亦相對地增加。 性及統計重ί ί:5 =:移性質的檢查期間的測量準確 及第二互逵 "α力轉移測试結構可能具多重的第一 接。 α°成,其藉由多重連接區域以連鎖方式彼此連 第8頁 200415739Page 200415739 V. Description of the invention (4) = According to the present invention, this object is related to the second item of the scope of patent application. , Characteristics, and method of transfer by applying the method of item 11 of the scope of patent application == force: the use of thermal devices' its stress structure in semiconductor modules and the two I structure = or directly approach the stress transfer in semiconductor modules The test I was completed to achieve the purpose of heating the stress transfer test structure in situ, the acceleration of 2 was used to reduce the test time, and the force caused by the relevant outer frame of the product was basically maintained unchanged. -Inter = structure f includes at least one of the first and second interconnection regions formed in the edge layer. Due to the stress, it is formed in the available interconnect layer of the semiconductor module, and the significance to the degree is exaggerated. 'About the stress transfer properties in the semiconductor module is the surface and / or volume of the first interconnecting region of the σ and / or the first and second; the time period is greater than the surface and / or volume of the interconnecting region over time. Step by step; dagger = ;; due to your work, the shore force of the reliability check surface and the direction of discrimination and reduction, due to the role of the enlarged table to enter a cow secret? The number of diffusible cavities also increased . Characteristic and statistical significance: 5 =: The measurement accuracy during the inspection of the nature of the shift and the second mutual test structure may have multiple first connections. α ° cheng, which is connected to each other in a chained manner through multiple connection regions. Page 8 200415739

、 、 ν κ热王7 一 ί固第一 或第二互連區域或連接區域内的加熱互递 五、發明說明(5) 較佳為,該内部加熱裝置被形成為在該至少 反逑區域,父流電湳 經該加熱互速區域。要被檢查的結構之牲 ^ Α 〜付別有效加熱以j;卜 方式被得到,及電子轉移的影響可被可靠地排除,特 當使用交流電時。 疋, Ν κ 热 王 7 A solid heat transfer in the first or second interconnection area or connection area V. Description of the invention (5) Preferably, the internal heating device is formed in the at least reaction area The parent galvanic current passes through the heating mutual speed region. The structure of the structure to be inspected ^ Α ~ 付 is not heated effectively in the form of j; Bu is obtained, and the effects of electron transfer can be reliably excluded, especially when AC power is used. Bolt of cloth

關於镇測應力轉移性質的方法,較佳為,首先上述 力轉移測試裝置被形成於半導體模組,接著該半導體模= 被裝設於模租載體Τ上及封裝於產品相關外框,及最後加” 熱電流被施用於該整合加熱裝置,及為偵測該半導體模組 的應力轉移性質’測量電壓被施用於該應力轉移測試結構 及流經該應力轉移測試結構的電流被測量。以此方式,對 第一次,該相對應應力轉移性質可在足夠短的時間以高準 確性被決定’對產品相關外框亦然,如塑膝外框。 本發明進一步有利細節被特徵化於進一步子申請專 範圍。 本發明使用示例具體實施例及參考相關圖式詳細敘 於下文。Regarding the method for testing the stress transfer property, preferably, the above-mentioned force transfer test device is formed on a semiconductor module, and then the semiconductor mold = is mounted on a mold carrier T and packaged in a product-related frame, and finally “Thermal current” is applied to the integrated heating device, and a 'measurement voltage is applied to the stress transfer test structure and the current flowing through the stress transfer test structure is measured to detect the stress transfer properties of the semiconductor module. Way, for the first time, the corresponding stress transfer properties can be determined in a short enough time with high accuracy, as well as the relevant outer frame of the product, such as a plastic knee frame. Further advantageous details of the present invention are characterized by further The specific scope of the sub-application. The present invention is described in detail below with reference to related drawings and specific embodiments.

第2圖>顯示裝置的簡化區段視圖以偵測應力轉移性 質,相同爹考數字表示與在第丨人至1(:圖的元 的元件且重複敘述於下文被免除。 门义對Figure 2> Simplified section view of the display device to detect stress transfer properties. The same reference numerals are used to represent the elements from the first to the first (: element of the figure) and repeated descriptions are omitted below.

根據^ 2圖,根據本發明特徵化在最後裝設狀態及名 產口口相關夕框^封裝後的半導體模組1C(積體電路)的應/ 轉移性質(特別是全屬化π 土 &认太>Μ又 ^、疋i屬化)的可靠度檢查被進行。 在般%的覆晶外框G之情況下,特別是,機械應乂According to the ^ 2 figure, according to the present invention, the final installation state and the related product frame of the famous product ^ packaged semiconductor module 1C (integrated circuit) should be / transfer properties (especially all belong to π soil & (Recognition of & (Μ, 疋, 又, 疋, 疋, 疋, 化, 疋, 疋, 化, 化, 疋, 疋, 化, 化, 疋, 化, 化, 化, 化, 化, 化, 化, 化, 化, 化, 属, 化, 化, 化, 属, 化, 化, 化 的)) reliability checks were performed. In the case of a general flip-chip frame G, in particular, mechanical

第9頁 200415739 五、發明說明(6) f半導體模組1C被感應直接進入一般稱的 匕之區域’基於此原因,它們構成增加的:d二服 :法根據先前技藝被評估的此種影響係根據第2=風險。 呈肉Γ由整合於該半導體模組1 c的應力轉移測η'士構SMT 的或是直接鄰近於其的整合加熱裳置/ 在τ=τ操作的操作溫度,其^疋二卜部溫度可為如 被改=ini 產品相關外框G的塑膠材料可以不 的方式於該半導體模組1C作用及亦於該模组載體τ Ϊ 二們的相對應機械應〜而且,在二力轉 緣體層的主要基本岸力维垃^¥體+材枓或電線連接及/或絕 本應力、,隹持在不被改變的值σ 使得由 =力轉移測試結構SMT偵測的應力或者該相對應應力α結 果為·Page 9 200415739 V. Description of the invention (6) f Semiconductor module 1C is induced directly into the area generally called daggers. 'For this reason, they constitute an increase: d two services: the impact of this method being evaluated according to previous techniques. Based on 2 = risk. The temperature is measured by the stress transfer integrated in the semiconductor module 1 c, and it is integrated with the SMT or directly adjacent to it. The operating temperature at τ = τ operation, the temperature of which In order to be modified, the plastic material of the relevant frame G of the ini product can act on the semiconductor module 1C in a different way and also correspond to the corresponding mechanical support of the module carrier τ Ϊ. Also, in the second force transition body layer The main basic shore force dimension ^ ¥ body + material or wire connection and / or absolute stress, is held at a value that is not changed σ so that the stress detected by the SMT of the force transfer test structure or the corresponding stress α results as ·

σ = cr〇 + aG 、。亥,力轉移測試結構SMT的就地加熱至大於1 50度c的乃 ,然可藉由整合加熱裝置IH產生,在自225度C至300度C的 範圍之/里度#乂仏為被設定。以此方式,關於最後裝設於產 品相關外框的半導體模組1C的應力轉移性質之敘述可在相 當短,時間被進行,如100至2 0 0 0小時。 與爐f中具產品相關外框G的半導體模組I C之習知儲 存相反σ亥外框應力狀態以一種不欲的方式流動被改變, 如此才可能第一次進行近似產品的測試以特徵化特別是積σ = cr〇 + aG. Here, the in-situ heating of the force transfer test structure SMT is greater than 150 degrees c. However, it can be produced by the integrated heating device IH. In the range from 225 degrees C to 300 degrees C, / 里 度 # 乂 仏 is covered by set up. In this way, the description of the stress transfer properties of the semiconductor module 1C finally installed in the relevant frame of the product can be performed in a relatively short time, such as 100 to 2000 hours. Contrary to the conventional storage of the semiconductor module IC with the product-related frame G in the furnace f, the stress state of the frame is changed in an undesired manner, so that it is possible for the first time to test the approximate product to characterize it. Especially product

第10頁 200415739 五、發明說明(7) 體電路的金屬化的應力轉移性質。 第3A圖顯示一種簡化平面視圖及第⑽圖顯示根據第3a 圖i的,據第一示例具體實施例以偵測應力轉移性質的裝置 /口區段I - I的透視區段視圖,再次相同參考符號表示相同 或對應的元件且重複敘述於下文被免除。Page 10 200415739 V. Description of the invention (7) Stress transfer properties of metallization of bulk circuits. Fig. 3A shows a simplified plan view and Fig. 3 shows a perspective section view of the device / port section I-I according to the first exemplary embodiment according to the first exemplary embodiment according to Fig. 3a, again the same Reference symbols denote the same or corresponding elements and repeated descriptions are omitted below.

、 根據第Μ及3B圖,該應力轉移測試結構SMT在第一互 連層或金屬化平面L1具兩個第一互連區域1,其以具相當 大表面之導體板形成最適地以接收機械應力及/或形成或 提供空穴的體積。三個第二互連區域2形成於第二互連層 或金屬化平面L 2,該區域藉由在一般稱的接觸孔洞或貫孔 的連接區域3將該第一互連區域丨彼此電連接,因此該連接 區域3經由在位於該互連層L丨及L 2之間的第一絕緣層丨丨之 相對應接觸孔洞或貫孔連接該第一及第二互連區域1及2。 為改良該應力轉移測試結構SMT的敏感性,至少該第 一互連區域1的表面及/或體積顯著大於該連接區域3的表 面及/或體積,其結果為由應力轉移所引起的物質傳輸, 或者主要作用在该連接區域3的空隙作用。因應力轉移会士 果而形成的空隙以在該連接區域3的V表示(空隙)。According to Figures M and 3B, the stress transfer test structure SMT has two first interconnect regions 1 on the first interconnect layer or metallized plane L1, which are formed optimally with conductor plates having a relatively large surface to receive machinery Stress and / or volume forming or providing voids. Three second interconnecting regions 2 are formed on the second interconnecting layer or metallization plane L 2, and the first interconnecting regions 丨 are electrically connected to each other by a connection region 3 called a contact hole or a through-hole. Therefore, the connection area 3 connects the first and second interconnection areas 1 and 2 through corresponding contact holes or through holes in the first insulating layer 丨 丨 located between the interconnection layers L 丨 and L2. In order to improve the sensitivity of the stress transfer test structure SMT, at least the surface and / or volume of the first interconnect region 1 is significantly larger than the surface and / or volume of the connection region 3, and the result is a material transfer caused by stress transfer , Or mainly acting on the voids of the connection region 3. The void formed by the stress transfer experience is represented by V in the connection region 3 (void).

在依據根據第3 A及3 B圖的第一示例具體實施例的該應 力轉移測試結構SMT中,該第一互連區域1具較該第二互連 區域2顯著為大的表面及/或體積,在此情況下,該第二互 連區域亦可具相對應的大的表面及/或體積。然而,在所 說明的示例具體實施例中,該第二互連區域亦顯著地適合 用做於稍後敘述的内部加熱裝置。In the stress transfer test structure SMT according to the first exemplary embodiment according to FIGS. 3A and 3B, the first interconnection region 1 has a surface that is significantly larger than the second interconnection region 2 and / or Volume, in this case, the second interconnection area may also have a correspondingly large surface and / or volume. However, in the illustrated exemplary embodiment, the second interconnection region is also significantly suitable for use as an internal heating device described later.

200415739 五、發明說明(8) 根據第3A及3B圖,該應力轉移測試結構SMT於是包括 許多第一互連區域1及許多第二互連區域2,其藉由許多連 接區域3以連鎖方式彼此連接,該連鎖結構產生偵測在半 導體模組應力轉移性質的統計重要性之進一步改良。 為進行就地加熱該應力轉移測試結構SMT的目的,在 根據第3 A及3 B圖的第一示例具體實施例中,以互連結構型 式的整合加熱裝置(其加熱)係形成於該第一互連區域1及 該第二互連區域2或該連接區域3外側。 更精確地說’根據第3 B圖,做為實例,以曲折型式結 構化的導體條帶IH1形成於低於該第一互連區域1的第二互 連層L 2及在該第二互連區域2之間,此導體條帶可以經由 焦耳加熱以加熱電流加熱之。根據第3A圖,此下方整合加 熱裝置I Η1的加熱電流可為如交流電或直流電a c / d c。 而且,根據第3B圖,上方整合加熱裝置IH2亦可於互 連層L 3形成,其由第二絕緣層I 2分開及因此位於該第一互 連層L1上方,做為實例,此加熱裝置可再次以曲折型式結 構化。在此情況下,加熱係以與該下方整合加熱裝置ΙίΠ 的情況下相同的方式错由直或交流電作動。 ΙΗ1及ΙΗ2具多晶半導體材料 到特別良好的熱傳導性質。 式被使用。在該下方及上方 的溫度一般高於150度C及較 度f圍,其結果為該應力轉 該第一互連區域1,且不需 較佳為,該整合加熱裝置 及特別是多晶石夕’其結果為得 然而,金屬材料亦可以相同方 内部加熱裝置ΙΗ1及ΙΗ2所產生 佳為在自2 2 5度C至3 0 0度C的溫 移可被最適地加速,特別是在200415739 V. Description of the invention (8) According to Figures 3A and 3B, the stress transfer test structure SMT then includes a plurality of first interconnection regions 1 and a plurality of second interconnection regions 2, which are connected to each other in a chained manner by a plurality of connection regions 3. Connection, the interlocking structure produces a further improvement in the statistical importance of detecting stress transfer properties in semiconductor modules. For the purpose of heating the stress transfer test structure SMT in situ, in the first exemplary embodiment according to FIGS. 3A and 3B, an integrated heating device (the heating) of the interconnect structure type is formed in the first An interconnection region 1 and the second interconnection region 2 or the connection region 3 are outside. More precisely, according to FIG. 3B, as an example, the conductor strip IH1 structured in a zigzag pattern is formed on the second interconnect layer L2 lower than the first interconnect region 1 and on the second interconnect layer Between the areas 2, the conductor strip can be heated by Joule heating with a heating current. According to FIG. 3A, the heating current of the integrated heating device I Η1 below can be, for example, AC or DC a c / d c. Moreover, according to FIG. 3B, the upper integrated heating device IH2 can also be formed on the interconnect layer L3, which is separated by the second insulating layer I2 and is therefore located above the first interconnect layer L1. As an example, this heating device It can be structured again in a zigzag pattern. In this case, the heating system is operated by direct or alternating current in the same manner as in the case where the heating device ΙΠ is integrated below. IΗ1 and IΗ2 have polycrystalline semiconductor materials to particularly good thermal conductivity. Formula is used. The temperature below and above is generally higher than 150 ° C and relatively f-circle. As a result, the stress is transferred to the first interconnecting region 1 and does not need to be better. The integrated heating device and especially polycrystalline stone The result is obtained. However, the metal material can also be produced by the internal heating devices IΗ1 and I 及 2. The temperature shift from 25 ° C to 300 ° C can be optimally accelerated, especially in

200415739 五、發明說明(9) 在會引起在該半導體模組丨C的應力、及特別由此塑膠外框G 的所引起的應力的顯著變化之方法。 乂 特別是當使用矽做為該半導體模組Ic的半導體材料 時,矽的佳的熱傳導性質產生獨特的局部加熱,其僅受限 於直接在該應力轉移測試結構SMT附近的非常小的區域、 *第4A圖,示簡化平面視圖及第诎圖顯示沿在第圖根 據第一具體貫施例以偵測應力轉移性質的裝置之區段11 一 II的簡化透視圖,相同參考符號表示與在第3A及⑽^的元 件相同或對應於之元件且重複敘述於下文被免除。200415739 V. Description of the invention (9) A method that causes a significant change in the stress in the semiconductor module, C, and in particular, the stress caused by the plastic frame G.乂 Especially when silicon is used as the semiconductor material of the semiconductor module Ic, the good thermal conductivity of silicon produces unique local heating, which is limited only by a very small area directly near the stress transfer test structure SMT, * FIG. 4A shows a simplified plan view and FIG. 1 shows a simplified perspective view of section 11-II along the first embodiment of the device for detecting stress transfer properties according to the first specific embodiment. The same reference symbols indicate The elements of 3A and ⑽ ^ are the same or correspond to elements and repeated descriptions are omitted below.

根據第4 A及4B圖,該應力轉移測試結構再次具與根據 第一示例具體實施例的該應力轉移測試結構相同的結構, 但是現在該整合加熱裝置直接形成於該應力轉移測試結構 SMT上或其内。更精確地說,根據第二具體實施例的該加 熱裝置具内部加熱互連區域1}1於該至少第一互連區域1或 該第二互連區域2或該連接區域3,加熱電流虹流經該加熱 互連區域。該加熱電流AC較佳為具高交流電組件,且其較 佳為僅包含交流電組件。以此方式,可預防由直流電所弓丨 起的不欲電子轉移,此電子轉移會損壞在所欲應力轉移性 質的偵測之測量準確度。 根據第4A及4B圖,該加熱電流AC係藉由連接區域A直 接施用於以連鎖方式形成的該應力轉移測試結構SMT的最 外側第二互連區域2,在此情況下,特別是已知具它們的 相當小表面及/或體積的該第二互連區域2的經說明結構化 及已知該相同型式的互連材料之使用,焦耳加熱原則上在According to Figures 4A and 4B, the stress transfer test structure again has the same structure as the stress transfer test structure according to the first exemplary embodiment, but now the integrated heating device is directly formed on the stress transfer test structure SMT or Within. More precisely, according to the second embodiment, the heating device has an internal heating interconnection region 1} 1 in the at least first interconnection region 1 or the second interconnection region 2 or the connection region 3. Flow through the heated interconnect area. The heating current AC is preferably a high-ac power component, and it is more preferable to include only an AC power component. In this way, undesired electron transfer from the DC power plant can be prevented. This electron transfer will damage the measurement accuracy of the detection of the desired stress transfer properties. According to FIGS. 4A and 4B, the heating current AC is directly applied to the outermost second interconnection region 2 of the stress transfer test structure SMT formed in a chain manner through the connection region A. In this case, it is particularly known The illustrated structure of the second interconnect region 2 with their relatively small surface and / or volume and the use of the same type of interconnect material known, Joule heating is in principle at

第13頁 200415739 五、發明說明(ίο) 該第二互連區域2發生,及該第一互連區‘ 熱,而是經由熱傳導被加熱。 乂貝獻该加 根據第4B圖,空隙V再一次因在特別曰 ^ 的應力轉移以此方式發生,#合適,造成二亥在:連接區域3 差,或者在極端情況,造成連接的中斷。的變 示例具體實施例,加熱電流亦流經該連接K根據此第二 電流AC應儘可能不包含任何直流電 ,該加熱 移造成的損害。 ’ 从避免因電子轉 Φ 第5圖顯示根據第三示例具體實施 構,的簡化平面視圖,相同參考符號再= 4圖的元件相同或對應之元件且重複敘述於下文被^3。及 在此情況下,根據第5圖的裝f美太 免除 一不例具體貝她例的I置,該内部加熱裝置ih 該應力轉移測試結構内或做為其一部份。 ^ ; 然而,與第4 A及4 B圖相反,王目卢lL γ 1 & 移測試結構SMT載有加埶電产Α(:及 ,,、、以正個應力轉 之情況,而是僅位二、第一:車及「由,經由焦耳加熱加熱 『被連接至該加熱電流Ac。結果,該結構僅 =於该弟-互連區域i間的此第二互連區域2被加埶,其 ::為該連接區域或貫孔3的電冑入可被避t。因足夠的 熱傳導,這些直接相鄰的互連區域3由下方或第二互連層 L2被足夠地加熱,使得足夠加速的應力轉移被得到,該加 …、電/^_ac應再人儘可能不包含任何直流電組件以避免因 電子轉移造成的損害。Page 13 200415739 V. Description of the Invention (ίο) The second interconnecting region 2 occurs and the first interconnecting region ′ heats, but is heated by heat conduction. According to Figure 4B, the gap V once again occurs in this way due to the stress transfer in the special case, #appropriate, causing Erhai to be poor in the connection area 3, or in extreme cases, causing the connection to be interrupted. In the specific embodiment, the heating current also flows through the connection K. According to this second current AC, it should not contain any direct current as much as possible, and the damage caused by the heating shift. ’Avoiding the transfer due to electrons Φ Figure 5 shows a simplified plan view of the specific implementation of the third example. The same reference symbols = 4 components with the same or corresponding components are repeated in the following ^ 3. And in this case, the installation according to Fig. 5 may be exempted from a specific case, the internal heating device ih or the stress transfer test structure may be part of it. ^; However, contrary to Figures 4 A and 4 B, Wang Mulu lL γ 1 & shift test structure SMT contains the case of plus electric power A (: ,,,,,, and a case where the stress is turned, but Only the second and the first: the car and "by, heating via Joule heating" are connected to the heating current Ac. As a result, the structure is only added to the second interconnection area 2 between the brother-interconnection area i其, which is: the electrical penetration of the connection area or the through hole 3 can be avoided. Due to sufficient heat conduction, these directly adjacent interconnection areas 3 are sufficiently heated by the lower or second interconnection layer L2, In order to obtain a sufficiently accelerated stress transfer, the added ..., electricity / ^ _ac should be as far as possible not to contain any direct current components to avoid damage caused by electron transfer.

第14頁 200415739 五、發明說明(11) 分別提供於蝴 做個別互連屛只t V脰梃、、且的該互連或金屬化材料可被用 及/或鋁可被用、接區域的材料,在此情況下,特別是銅 接區域的材料。互連層的材料及銅、鋁或鎢可被用做連 關於偵蜊最祛狀% %太 力轉移性質之衣"又產品相關外框的半導體模組的應 們個別内部加先上述具直接在附近形成的它 形成於該半導髀::f ’ ^整合加熱裝置的應力轉移結構 體T,盆软、社4體杈、、且,忒半導體模組後續被裝設於模組載 鲁 關外框較V為Λ成Λ晶::… 膦祐Αβ為错由塑膠射出成型方法而形成,及之後該塑 i。1此i硬化,該實際可靠度檢查在該最後裝設狀態進 及進一半月况下,首先加熱電流被施用於該整合加熱裝置 離泱二,測量該半導體模組的應力轉移性質,測量電 _ Μ Φ冷於忒應力轉移測試結構及流經該應力轉移測試結 i y机破测量。以此方式,加熱電流的施用及測量電壓 2用可被同時或者暫時彼此分開進行,☆此得到該測試 方法及加速的進一步簡化。 t發明已基於封裝於覆晶外框的半導體模組被敘述於 上,然而,本發明不限於此及以相同方式包括所有進一步 產=相關外框。以相同方式,該應力轉移測試結構不限ς 所兒月的型式,而是以相同方式包括所有替代型式及結 2 f 4應力轉移測試結構内或直接在其附近的整合加埶 裝置產生就地加熱。 …、Page 14 200415739 V. Description of the invention (11) Provided separately for individual interconnections, and the interconnection or metallization materials can be used and / or aluminum can be used and connected to the area. Material, in this case, especially the copper area. The material of the interconnect layer and copper, aluminum or tungsten can be used as a coat for detecting the most distorting properties of the clams. Also, the semiconductor modules of the product-related outer frame should be individually added inside the above-mentioned tools. It is formed directly in the vicinity. It is formed in the semiconducting 髀 :: f '^ stress transfer structure T of the integrated heating device, the soft body, the body, and the 忒 semiconductor module is subsequently installed on the module. Luguan's outer frame is Λ into Λ crystal compared to V :: ... Phosphate Aβ is formed by the plastic injection molding method, and the plastic i is later. 1 This i is hardened, the actual reliability check is in the final installation state and half a month ago, first the heating current is applied to the integrated heating device, the stress transfer property of the semiconductor module is measured, and the electrical _ M Φ is colder than the stress transfer test structure and the mechanical breakdown measurement of the stress transfer test junction iy. In this way, the application of the heating current and the measurement of the voltage 2 can be performed simultaneously or temporarily separately from each other. This results in a further simplification of the test method and acceleration. The invention has been described above based on a semiconductor module packaged in a flip-chip frame, however, the invention is not limited to this and includes all further products in the same manner = relevant frames. In the same way, the stress transfer test structure is not limited to the type of the month, but in the same way includes all alternative types and junctions 2 f 4 stress transfer test structure within or directly adjacent to the integrated gating device is generated in situ heating. ...,

第15頁 200415739 圖式簡單說明 第1 A至1 C圖顯示簡化的區段視圖以說明偵測應力轉移性質 之習知裝置及習知方法。 第2圖顯示簡化的區段視圖以說明偵測最後裝設於產品相 關外框的半導體模組的應力轉移性質之裝置及方法。 第3 A圖顯示根據第一具體實施例裝置的簡化平面視圖以偵 測應力轉移性質。 第3B圖顯示根據第3 A圖沿區段I - I裝置的簡化透視圖。 第4 A圖顯示根據第二具體實施例裝置的簡化平面視圖以偵 測應力轉移性質。 第4B圖顯示根據第4 A圖沿區段I I - I I裝置的簡化透視圖。 第5圖顯示根據第三具體實施例裝置的簡化平面視圖以偵 測應力轉移性質。 ΦPage 15 200415739 Brief Description of Drawings Figures 1A to 1C show simplified section views to illustrate the conventional device and method for detecting the nature of stress transfer. Figure 2 shows a simplified section view to illustrate the device and method for detecting the stress transfer properties of a semiconductor module that is finally mounted on the relevant frame of the product. Figure 3A shows a simplified plan view of a device according to the first embodiment to detect stress transfer properties. Figure 3B shows a simplified perspective view of the device along section I-I according to Figure 3 A. Figure 4A shows a simplified plan view of a device according to a second embodiment to detect stress transfer properties. Figure 4B shows a simplified perspective view of the device along the sections I I-I I according to Figure 4 A. Figure 5 shows a simplified plan view of a device according to a third embodiment to detect stress transfer properties. Φ

元件符號說明: 1 第一互連區域 3 連接區域 1C 半導體模組 T 模組載體 G 產品相關外框 IH、IH1、IH2 整合加熱 V 空隙 LI、L2、L3 互連層 2 第二互連區域 SMT 應力轉移測試結構 B 焊接連接 TG 測試外框 EH 外部加熱 AC/DC 加熱電流 A 連接區域 11、I 2 絕緣層Description of component symbols: 1 First interconnect area 3 Connection area 1C Semiconductor module T Module carrier G Product related frame IH, IH1, IH2 Integrated heating V Gap LI, L2, L3 Interconnect layer 2 Second interconnect area SMT Stress transfer test structure B Welded connection TG Test frame EH External heating AC / DC Heating current A Connection area 11, I 2 Insulation layer

第16頁Page 16

Claims (1)

200415739 六、申請專利範圍 1· 一種裝置,用以偵測最後裝設於產品相關外框(G)的半 導體模組(I C )的應力轉移性質,其具有 一應力轉移測試結構(S Μ T ),其係形成於該半導體模組 (I C)以達到偵測該應力轉移性質的目的;及 、 一整合加熱裝置(ΙΗ),其在該半導體模組(IC)的該應力轉 移測試結構(SMT)内或其直接近端形成以達到就地加熱該 應力轉移測試結構(SMT)之目的。 …以 2 ·根據申請專利範圍第1項的裝置, 其中該應力轉移測試結構(S Μ T)具至少一個在第一互連声 (L1)的第一互連區域(1),至少一個在第二互連層(L2)的 第二互連區域(2),及 至少一個連接區域(3)以經由形成於該互連層(Li、[2)間 的第一絕緣層(I 1)電連接該互連區域(1、2 )。 3.根據申請專利範圍第2項的裝置, 其中該第一及/或該第二互連區域(1、2)的表面及/或體積 顯著大於該連接區域(3)的表面及/或體積。 4·根據申請專利範圍第1至3項中其中一項的裝置, 其中該產品相關外框(G )構成塑膠外框。 5 ·根據申請專利範圍第2至4項中其中一項的裝置, 其中該應力轉移測試結構(SMT)具多個第一及第二互連區 域(1、2),其藉由多個連接區域(3)以連鎖方式彼此連 接° 6 ·根抓申崎專利範圍第2至5項中其中一項的裝置, 其中該整合加熱裝置(IH)具在該至少一個第一或第二互連200415739 6. Scope of patent application 1. A device for detecting the stress transfer property of a semiconductor module (IC) finally installed in a product-related outer frame (G), which has a stress transfer test structure (SMT) It is formed in the semiconductor module (IC) to achieve the purpose of detecting the nature of the stress transfer; and, an integrated heating device (II), which is in the stress transfer test structure (SMT) of the semiconductor module (IC) ) Or its immediate proximal end to heat the stress transfer test structure (SMT) in situ. … To 2. The device according to item 1 of the scope of patent application, wherein the stress transfer test structure (SMT) has at least one first interconnecting region (1) in the first interconnecting sound (L1), and at least one in A second interconnection region (2) of the second interconnection layer (L2), and at least one connection region (3) via a first insulation layer (I 1) formed between the interconnection layers (Li, [2) The interconnection areas (1, 2) are electrically connected. 3. The device according to item 2 of the scope of patent application, wherein the surface and / or volume of the first and / or the second interconnection region (1, 2) is significantly larger than the surface and / or volume of the connection region (3) . 4. The device according to one of the items 1 to 3 of the scope of patent application, wherein the relevant outer frame (G) of the product constitutes a plastic outer frame. 5. The device according to one of the items 2 to 4 of the scope of patent application, wherein the stress transfer test structure (SMT) has a plurality of first and second interconnection regions (1, 2), which are connected by a plurality of The zones (3) are connected to each other in a chained manner. 6 · The device according to one of items 2 to 5 of the patent scope of Shinsaki, wherein the integrated heating device (IH) is provided in the at least one first or second interconnection. 第17頁 200415739 六、申請專利範圍 區域(1、2 )或該連接區域(3 )外的加熱互連區域(I Η1、 ΙΗ2) ’ 一加熱電流(AC、DC)流經該加熱互連區域。 7 ·根據申請專利範圍第6項的裝置, 其中該加熱互連區域(IH1、IH2)係形成於該第一互連層 (L1)、該第二互連層(L2)或相鄰於該第一或第二互連區域 (1、2)的其他互連層(L3)。 8 ·根據申請專利範圍第2至5項中其中一項的裝置, 籌 其中該整合加熱裝置具加熱互連區域(IH)於該至少一個第 一或弟一互連區域(1、2)或該連接區域(3)内,一加熱電 流(AC)流經該加熱互連區域(I η )。 9 ·根據申請專利範圍第8項的裝置, 其中遠加熱電流(A C )具南交流電組件。 1 0 ·根據申請專利範圍第1至9項中其中一項的裝置, 其中該整合加熱裝置(I Η)具多晶矽或金屬且該半導體模組 (I C)具矽半導體材料。 1 1 · 一種偵測最後裝設於產品相關外框(G)的半導體模組 (I C)的應力轉移性質之方法,具下列步驟: a)形成如在申請專利範圍第1至1 〇項中其中一項的偵測裝 置於半導體模組(I C ); b )裝設該半導體模組(I C )於模組載體(T ); c)形成圍繞該經裝設半導體模組(I c)的產品相關外框 (G); d )施用加熱電流(AC、DC )於該整合加熱裝置(I Η);及 e)施用測量電壓於該應力轉移測試結構(SMT)及測量流經Page 17 200415739 VI. Heating area (I Η1, ΙΗ2) outside the patent application area (1, 2) or the connection area (3) ′ A heating current (AC, DC) flows through the heating interconnection area . 7 · The device according to item 6 of the scope of patent application, wherein the heating interconnection area (IH1, IH2) is formed in the first interconnection layer (L1), the second interconnection layer (L2) or adjacent to the Other interconnect layers (L3) of the first or second interconnect area (1, 2). 8 · The device according to one of the items 2 to 5 of the scope of patent application, wherein the integrated heating device has a heating interconnection area (IH) on the at least one first or first interconnection area (1,2) or In the connection area (3), a heating current (AC) flows through the heating interconnection area (I η). 9 · The device according to item 8 of the scope of patent application, wherein the far heating current (A C) has a South AC power module. 10 · The device according to one of items 1 to 9 of the scope of patent application, wherein the integrated heating device (II) has polycrystalline silicon or metal and the semiconductor module (IC) has a silicon semiconductor material. 1 1 · A method for detecting the stress transfer properties of a semiconductor module (IC) finally installed in a product-related frame (G), with the following steps: a) Formed as in the first to tenth scope of the patent application One of the detection devices is in a semiconductor module (IC); b) the semiconductor module (IC) is installed on a module carrier (T); c) forming a semiconductor device (I c) surrounding the installed semiconductor module (I c) Product related frame (G); d) applying heating current (AC, DC) to the integrated heating device (I Η); and e) applying a measurement voltage to the stress transfer test structure (SMT) and measuring flow through 200415739 六、申請專利範圍 "" 該應力轉移測試結構(SMT)的電流以達到偵測該半導體模 組的該應力轉移性質之目的。 、 1 2 ·根據申請專利範圍第1 1項的方法, 其中’在步驟c ) ’覆晶載體被裝設做為該模組載體(τ)。 1 3 ·根據申請專利範圍第1 1至1 2項中其中一項的方法, 其中’在步驟c ),一塑膠射出成型方法被進行。 14.根據申請專利範圍第11至13項中其中一項的方法, 其中,在步驟d ),一加熱電流被施用以產生大於1 5 0度C的 局部溫度)及特別是產生在自225度C至3 0 0度C的範圍之 溫度(Ί\ )。 1 5 ·根據申請專利範圍第11至1 4項中其中一項的方法, 其中步驟d)及e)可被同時或者暫時彼此分開而進行。200415739 6. Scope of Patent Application " " The current of the stress transfer test structure (SMT) is used to detect the stress transfer property of the semiconductor module. 1 2 · The method according to item 11 of the scope of the patent application, wherein 'at step c)' a flip chip carrier is set as the module carrier (τ). 1 3 · The method according to one of items 11 to 12 of the scope of patent application, wherein 'at step c), a plastic injection molding method is performed. 14. A method according to one of claims 11 to 13 of the scope of the patent application, wherein, in step d), a heating current is applied to generate a local temperature greater than 150 ° C) and in particular from 225 ° C Temperature in the range of C to 300 degrees C (Ί \). 15 · The method according to one of the items 11 to 14 of the scope of patent application, wherein steps d) and e) can be performed simultaneously or temporarily separately from each other.
TW92132087A 2002-11-23 2003-11-14 Device and method for detecting stress migration TWI234220B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE2002154756 DE10254756B4 (en) 2002-11-23 2002-11-23 Apparatus and method for detecting stress migration characteristics

Publications (2)

Publication Number Publication Date
TW200415739A true TW200415739A (en) 2004-08-16
TWI234220B TWI234220B (en) 2005-06-11

Family

ID=32308683

Family Applications (1)

Application Number Title Priority Date Filing Date
TW92132087A TWI234220B (en) 2002-11-23 2003-11-14 Device and method for detecting stress migration

Country Status (4)

Country Link
CN (1) CN100554988C (en)
DE (1) DE10254756B4 (en)
TW (1) TWI234220B (en)
WO (1) WO2004048985A1 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7397260B2 (en) 2005-11-04 2008-07-08 International Business Machines Corporation Structure and method for monitoring stress-induced degradation of conductive interconnects
US7858406B2 (en) 2007-02-06 2010-12-28 Infineon Technologies Ag Semiconductor device test structures and methods
US7851237B2 (en) 2007-02-23 2010-12-14 Infineon Technologies Ag Semiconductor device test structures and methods
US9076751B2 (en) 2011-08-30 2015-07-07 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor devices with self-heating structures, methods of manufacture thereof, and testing methods
CN106684008B (en) * 2015-11-05 2019-09-27 中芯国际集成电路制造(上海)有限公司 The reliability testing structure and its test method of semiconductor devices
CN111007387A (en) * 2019-12-07 2020-04-14 苏州容启传感器科技有限公司 Test chip and integration method

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06177221A (en) * 1992-12-07 1994-06-24 Fujitsu Ltd Semiconductor device for evaluating reliability and product lsi and wafer with built-in evaluation pattern for evaluating reliability
JPH06188297A (en) * 1992-12-18 1994-07-08 Kawasaki Steel Corp Testing reliability of lsi wiring
JP3611338B2 (en) * 1993-06-21 2005-01-19 財団法人国際科学振興財団 Current-driven conductive material evaluation method
JPH07130817A (en) * 1993-10-30 1995-05-19 Sony Corp Method and apparatus for evaluating reliability of metal wiring
JPH10107108A (en) * 1996-10-02 1998-04-24 Matsushita Electron Corp Stress migration testing method and sample for evaluating wiring
JP2972662B2 (en) * 1997-07-11 1999-11-08 松下電子工業株式会社 Semiconductor device
US6833557B1 (en) * 2000-06-27 2004-12-21 Agere Systems Inc. Integrated circuit and a method of manufacturing an integrated circuit
US6621280B1 (en) * 2000-06-27 2003-09-16 Agere Systems Inc. Method of testing an integrated circuit

Also Published As

Publication number Publication date
CN1714299A (en) 2005-12-28
TWI234220B (en) 2005-06-11
CN100554988C (en) 2009-10-28
WO2004048985A1 (en) 2004-06-10
DE10254756B4 (en) 2011-07-07
DE10254756A1 (en) 2004-06-09

Similar Documents

Publication Publication Date Title
US8323991B2 (en) Method for detecting stress migration properties
TWI425602B (en) Microelectronic package containing silicon patches for high density interconnects, and method of manufacturing same
US10366924B2 (en) Chip carriers and semiconductor devices including redistribution structures with improved thermal and electrical performance
US6445069B1 (en) Electroless Ni/Pd/Au metallization structure for copper interconnect substrate and method therefor
TW200423277A (en) Method for making a socket to perform testing on integrated circuits and socket made
US8400178B2 (en) Method and system of testing a semiconductor device
JP4896963B2 (en) Wafer-shaped measuring apparatus and manufacturing method thereof
Ramm et al. Interchip via technology for vertical system integration
US20120249176A1 (en) Test structure and measurement method thereof
JP2011243962A (en) Method for determining temperature of power semiconductor
CN103000614B (en) Semiconductor device component and method
Tatsumi et al. Development of packaging technology for high temperature resistant SiC module of automobile application
TW200415739A (en) Device and method for detecting stress migration
CN1996590B (en) Silicon-class electromigration testing heater structure
CN109073680A (en) Multi-layer wire substrate and the probe card for using the multi-layer wire substrate
TW544830B (en) A method of testing an integrated circuit
Rahim et al. Continuous in-situ die stress measurements during thermal cycling accelerated life testing
Chien et al. A thermal performance measurement method for blind through silicon vias (TSVs) in a 300mm wafer
KR101746560B1 (en) Multi-layered resistive-thermocouple type temperature measuring wafer sensor and method for fabricating the same
AboRas et al. Development and fabrication of a thin film thermo test chip and its integration into a test system for thermal interface characterization
KR100823043B1 (en) An integrated circuit and a method of manufacturing an integrated circuit
Wu et al. In situ measurements of thermal and electrical effects of strain in flip-chip silicon dies using synchrotron radiation X-rays
TWI364832B (en) Ic apparatus, system and method for measuring
Raid Numerical and experimental methods development for the investigation of mechanical stress and fails induced in advanced microelectronic devices
JP4877465B2 (en) Semiconductor device, semiconductor device inspection method, semiconductor wafer

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees