TR201910971A2 - Nöron devreli̇ bi̇r mantik kapisi - Google Patents

Nöron devreli̇ bi̇r mantik kapisi Download PDF

Info

Publication number
TR201910971A2
TR201910971A2 TR2019/10971A TR201910971A TR201910971A2 TR 201910971 A2 TR201910971 A2 TR 201910971A2 TR 2019/10971 A TR2019/10971 A TR 2019/10971A TR 201910971 A TR201910971 A TR 201910971A TR 201910971 A2 TR201910971 A2 TR 201910971A2
Authority
TR
Turkey
Prior art keywords
logic gate
neuron
threshold value
circuit logic
logic
Prior art date
Application number
TR2019/10971A
Other languages
English (en)
Inventor
Bozbey Ali̇
Karamüftüoğlu Altay
Original Assignee
Tobb Ekonomi Ve Teknoloji Ueniversitesi
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tobb Ekonomi Ve Teknoloji Ueniversitesi filed Critical Tobb Ekonomi Ve Teknoloji Ueniversitesi
Priority to TR2019/10971A priority Critical patent/TR201910971A2/tr
Publication of TR201910971A2 publication Critical patent/TR201910971A2/tr
Priority to US17/626,927 priority patent/US20220358353A1/en
Priority to PCT/TR2020/050601 priority patent/WO2021015697A1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/195—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using superconductive devices
    • H03K19/1952—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using superconductive devices with electro-magnetic coupling of the control current
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/195—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using superconductive devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Biomedical Technology (AREA)
  • Biophysics (AREA)
  • Neurology (AREA)
  • Artificial Intelligence (AREA)
  • Computational Linguistics (AREA)
  • Data Mining & Analysis (AREA)
  • Evolutionary Computation (AREA)
  • General Health & Medical Sciences (AREA)
  • Molecular Biology (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)

Abstract

Bu buluş, elektronik mantık devrelerinde kullanılan, aritmetik girişlerini kullanılan VE, VEYA ve ÇOĞUNLUK mantık kapılarına göre set edilen bir eşik değerine bağlı olarak eşik değerinin üzerinde çıkış sinyali vermesini sağlayan, mantık işlemlerinin tetikleme eşik değeri ayarlanarak gerçekleştirilmesini sağlayan nöron devreli mantık kapısı (1) ile ilgilidir.
TR2019/10971A 2019-07-22 2019-07-22 Nöron devreli̇ bi̇r mantik kapisi TR201910971A2 (tr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
TR2019/10971A TR201910971A2 (tr) 2019-07-22 2019-07-22 Nöron devreli̇ bi̇r mantik kapisi
US17/626,927 US20220358353A1 (en) 2019-07-22 2020-07-08 Logic gate with neuron circuit
PCT/TR2020/050601 WO2021015697A1 (en) 2019-07-22 2020-07-08 Logic gate with neuron circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TR2019/10971A TR201910971A2 (tr) 2019-07-22 2019-07-22 Nöron devreli̇ bi̇r mantik kapisi

Publications (1)

Publication Number Publication Date
TR201910971A2 true TR201910971A2 (tr) 2019-08-21

Family

ID=67902192

Family Applications (1)

Application Number Title Priority Date Filing Date
TR2019/10971A TR201910971A2 (tr) 2019-07-22 2019-07-22 Nöron devreli̇ bi̇r mantik kapisi

Country Status (3)

Country Link
US (1) US20220358353A1 (tr)
TR (1) TR201910971A2 (tr)
WO (1) WO2021015697A1 (tr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2022005430A1 (en) * 2020-06-29 2022-01-06 Tobb Ekonomi Ve Teknoloji Universitesi Threshold adjusted neuron circuit

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TR201809195A2 (tr) * 2018-06-28 2018-07-23 Tobb Ekonomi Ve Teknoloji Ueniversitesi Bi̇r nöron devresi̇

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3438241B2 (ja) * 1992-10-29 2003-08-18 直 柴田 半導体神経回路装置
CN106250982A (zh) * 2016-07-04 2016-12-21 中国石油大学(华东) 一种基于脉冲神经膜系统和匀质神经细胞的逻辑或门设计方法
CN111415005A (zh) * 2016-07-04 2020-07-14 中国石油大学(华东) 一种逻辑与门电路及逻辑与门电路设计方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2022005430A1 (en) * 2020-06-29 2022-01-06 Tobb Ekonomi Ve Teknoloji Universitesi Threshold adjusted neuron circuit

Also Published As

Publication number Publication date
WO2021015697A1 (en) 2021-01-28
US20220358353A1 (en) 2022-11-10

Similar Documents

Publication Publication Date Title
TR201910971A2 (tr) Nöron devreli̇ bi̇r mantik kapisi
EP3764543A3 (en) Superconducting gate memory circuit
SG10201805776PA (en) Sequential circuit having increased negative setup time
JP2017017693A5 (ja) ロジック回路
TW200618478A (en) Single gate oxide I/O buffer with improved under-drive feature
US20180123576A1 (en) Pulse width filtering circuit
JP2015181228A5 (ja) 電圧制御発振器
US20150155699A1 (en) Short Circuit Protection Circuit, Semiconductor Device and Electronic Machine
JP2015156640A5 (ja) 情報処理装置
JP2016105343A5 (tr)
PH12020050309A1 (en) Card-handling devices with defect detection and related methods
GB2568643A (en) Fuse state sensing circuits, devices and methods
WO2018191683A3 (en) Circuit for meeting setup and hold times of a control signal.
WO2018136643A3 (en) Packaged integrated circuit chip for i/o signal fail sage verification
TR201809195A2 (tr) Bi̇r nöron devresi̇
SG10201804069TA (en) Nonvolatile memory including duty correction circuit and storage device including the nonvolatile memory
US20150234961A1 (en) Method and apparatus for circuit reliability aging
KR101388833B1 (ko) 입력 버퍼 회로
CA3103103A1 (en) Low power flip-flop circuit
JP2016082587A5 (ja) 半導体装置
KR20150123716A (ko) 전원 전압 감시 회로, 및 그 전원 전압 감시 회로를 구비하는 전자 회로
JP2019047394A5 (tr)
KR930006978A (ko) 씨모스 셀프 부스트 회로
TR201718984A2 (tr) Donanim koruma devresi̇ ve yöntemi̇
TR201710491A2 (tr) Bir besleme devresi.