SU834712A1 - Analogue dividing device - Google Patents

Description

(54) ANALOGUE MANAGEMENT DEVICE

one

The invention relates to computing and is intended for use in installations for various purposes, performing division operations in analog form.

An analog dividing device is known comprising an exponential voltage generator, a trigger, a pulse generator, a comparison unit and a reset key 1.

A disadvantage of this device is its low speed due to obtaining results at the output with a frequency determined by a clock generator.

The closest technical solution to the present invention is a device comprising a main exponential voltage generator connected in series, a comparison unit, a trigger, an input of a main exponential voltage generator connected to a voltage source of a divider, a voltage source separable attached to the input of a comparison unit exponential voltage, to the input of which a voltage source is connected, a key element, a memory register, a differentiator

pulses, the first and second delay blocks, the inputs of which are connected respectively to the output of the pulse differentiator and the control input of the key element, the output of the first delay block is connected to the start inputs of the main and additional exponential voltage generators and to the first input of the trigger, the output of which is connected to the input of the differentiator pulses, the output of the second delay unit is connected to the installation inputs to the initial state of the main and additional exponential voltage generators 2.

A disadvantage of the known device is the relatively low speed due to the delay time of the control pulses generated by the pulse differentiator, the first delay block and the trigger, the redundancy apparatus.

The purpose of the invention is to increase the speed and simplify the analog dividing device.

This goal is achieved by the fact that in an analog dividing device containing a main control an exponential voltage generator, whose information input is a signal separator input, an additional controlled exponential voltage generator, the first input of which is a reference voltage input, a delay block, a key an element and a memory block whose input through a key element is connected to the output of an additional controlled exponential voltage generator, the inputs for setting zero and starting which are combined with the same inputs of the main controlled exponential voltage generator, the output of the delay unit is connected to the start inputs of the main and additional controlled exponential voltage generators, a comparator is entered, the first input of which is a signal-divisible input, the second input is connected to you, the main controlled exponential voltage generator, and the output is connected to the input of the delay unit, to the control input of the key element and to the installation inputs of the main zero Additional actuated exponential voltage generators.

The drawing shows a block diagram of an analog dividing device.

The analog dividing device comprises a comparator 1, a main and auxiliary controlled generators 2 and 3 of exponential voltage, a delay unit 4, a key element 5 and a memory unit 6.

Memory register 6 through key element 5 is connected to the output of auxiliary exponential voltage generator 3. The inputs for setting zero and firing of the auxiliary generator 3 are combined with the same inputs of the main generator 2 and, respectively, with the output of the delay unit 4 and the input of the delay unit 4, the output of the comparator 1, the control input of the key element 5.

The inputs of the generators 2 and 3 are connected, respectively, the sources of the voltage divider U | and the reference voltage U. The output of the main generator 2 is connected to the input of the comparator 1, to the second input of which is applied the voltage DCd of the dividend.

Analog dividing device operates as follows.

An impulse from the output of the block 4 delays triggers the exponential voltage generators 2 and 3. Voltage L, proportional to the dividend, is applied to the output of comparator 1, voltage U, proportional to the divider, is applied to power the generator 2, and the normalized voltage Uo is supplied to power the generator 3. At the instant of equality of the voltages of the generator 2 and Ud of the comparator 1 switches, but it returns to its original state, since in this case the generators 2 and 3 are zeroed. The duration of the comparator output pulse is determined by the ratio

t in-fА

At the same time, the voltage from the output of the generator 3 enters the memory register 6 via the key element 5. The w is controlled by a pulse generated at the output of the comparator 1 at the moment of switching. When the key element 5 is triggered, the voltage L, proportional to the partial voltage U, LJ, appears at the output of the generator 3, since

.,. „And. And. And

A pulse from the output of the comparator 1 is supplied through the block 4 of the delay to the start inputs of the generators 2 and 3.

Thus, the described operation cycle of the device is repeated. The information in memory register 6 is changed only after the key element 5 is triggered. The delay time t is determined only by transients when the comparator 1 and the delay unit 4 are switched.

The use of a new comparator element makes it possible to increase the speed in comparison with the known one, since the delay time is caused only by transients when switching the comparator and the delay unit, and in the known device it is also determined by the diffraction time and transients when the second delay unit and the trigger switch . The exclusion from the circuit of the device of the named elements allows to simplify the analog dividing device. As a result, the information capacity and reliability of the device is increased, and the dynamic error due to the delay of control pulses is also reduced.

Claims (2)

1. USSR author's certificate number 547780, cl. G 06 G 7/16, 1975., 2. USSR author's certificate in certificate No. 2577959 / 18-24, cl. G 06 G 7/16, 1978 (prototype).