SU497578A1 - Multiplex channel - Google Patents

Description

.one

The invention of OTIHOCHTCH to computer technology, in particular, to systems for the exchange of information between input-output devices and main memory of a digital computer.

A multiplex channel is known, which contains a block of memory of single channel channels connected to the interface block with a computer connected to the data address register connected to the match block, the operation code register, the register of attributes, the counter of the data array connected to the control block associated with the block interfaces with input / output devices.

In such a device, the data is transmitted to the main memory of the digital computer and to input-output devices (I / V) without editing, i.e., in the same form as they were obtained as a result of calculations, or in the form in which they are stored on the external the carrier.

The aim of the invention is to expand the scope of application by draining the editing of information both when entering it into the main memory of the digital computer and when outputting from the main memory.

The goal is achieved by entering the pattern address register, triggers for achieving significance, data and the number of repetitions, data array and repetition counters connected to the control unit and the block.

interface with the computer)), a data register connected to the interface with the computer and the switching unit, and an editing trigger connected to the control unit, the memory unit being edited, of their characters, connected to the switching unit connected to interface box with input devices - output, to the control unit editing

characters to match and case block

sha-bloon, with control unit, counter

number of repetitions connected to a register

pattern.

FIG. 1 is a block diagram of the proposed multiplex channel; in fig. 2- control word format.

The multiplexed channel contains a subchannel memory block 1 for storing control words, a computer interface block 2 for communicating with a calculator and the main memory of the computational mask (not shown in Fig.), The pattern address register 3 for storing the current value of the address of the pattern, register 4 of the data address for storing the current value of the address yes / data, register 5 of the opcode for storing the opcode of the control word, register

signs, containing a register of 6 flags,

a trigger for achieving significance, for storing the fact of reaching a significant digit, a trigger 8 for learning to memorize the fact that an editing operation was not completed in the previous I / O device maintenance unit, and a trigger 9 for repeating, for storing the sign of use of the control word repetition field, a data array counter 10 for storing the current value of the array, a pattern register 11 for storing a pattern character, a 12-hour counter islet repetitions for counting the number of repetitions of an editing operation, control block 13 for organizing multiplex channel operation, editing trigger 14 for specifying the multiplexed asanal mode with or without editing, data register 15 for storing data, block 16 matches, intended for detecting the symbol End Pattern and representing the AND circuit, the number of entries of which coincides with the register size of the pattern on, an editing symbol memory block 17 for storing frequently edited symbols, a switching block 18 for issuing to a communication unit with input / output devices symbols of a pattern, editing data symbol, for issuing a pattern symbol, editing symbol or data, received from the input / output device in the data register, the interface block 19 with the input / output devices.

The control word contains an operation code 20, a flag storage field 21, a data array counter field 22, a data array address field 23, a pattern address field 24, a repetition number field 25.

Multiplex channel works as follows.

I / O devices that are started by the processor generate data transfer requests. The control unit 13 arranges the selection of the control word subchannel memory block 1 for the input device to be serviced. The control word is received in block 2. The control word of the control word from block 2 is entered into register 5, the bits of the signs are entered into the register of 6 flags and triggers 7, 8, 9, the counter field of the data array lerecits into counter 10, the address field of the data array rewritten to register 4, the address of the pattern is rewritten to register 3, the number of repetitions of the editing operation is rewritten to counter 12.

The control word operation code is decrypted in control block 13. The control unit is configured to transfer data from the I / O device to the main memory of the digital computer or vice versa and sets the status to unity or zero trigger 14. If editing trigger 14 has been set to a bit, then the control unit is configured to exchange information with the editor.

Editing when outputting information from the main memory of a digital computer to I / O devices is carried out as follows.

At the address located in register 3, a read of the symbol of the pattern is arranged, which may be located in the main memory or memory block of the subchannel. The pattern character received in block 2 is rewritten into register 11. The pattern symbol consists of a main and additional field. The main field specifies the editing operation, an additional field, depending on the editing operation, specifies the memory address of the editing characters, the NUMBER of repetitions of the specified editing operation, or additional control information. Depending on the editing operation

and from the state of the flip-flops 7, 8, 9, the control unit performs:

- reading from the main memory of a digital computer data byte at the address stored in register 4, forwarding

data byte. in register 15 and issuing it through block 18 and block 19 to the input / output device;

-reading from the block 17 of the memory of the editing POSITIONS at the address stored in

counter 12, editing the symbol and issuing it through the block 18 and block 19 in the input-output device;

- replacing the byte of data received from the main memory with an editing character from

memory block 17 and output of the latter to the input / output device;

- output of the template symbol via block 18 and block 19 to the input / output device, if this operation was specified by the previous template symbol, etc.

When performing editing operations, the triggers 7, 8, 9 are set, the state of which is stored in the control word for use as the conditions for performing the following editing operations specified by the pattern characters. Trigger 7 is set to one when the significant digit of the number is reached. Until significant, leading zeros

are replaced with spaces or editing characters. The trigger 8 is set to one in the case when all actions indicated by the pattern symbol are completed and the session with this I / O device terminates before the last data transfer set by the same pattern symbol starts.

The next communication session with this I / O device will begin by issuing data to the I / O device. Trigger 9

set to one if the extra field of the wildcard character specifies the number of repetitions of the editing operation. At the same time, the number of repetitions in the register II is rewritten into the counter 12. After each execution of the editing operation, the contents of the counter 12 are reduced by one. The current value of the counter 12 is stored in the control word zero 25. The trigger unit 9 is used as a condition for using the control word field 25, and not for the additional character symbol zero. As soon as the contents of the counter 12 become zero, the trigger 9 is reset to the zero state.

With each data byte output to an I / O device or when the data byte is replaced with an editing character, the control word is modified: add one to the contents of register 4, subtract one from the contents of counter 10. The contents of register 3 are modified only by performing all the actions specified by the symbol pattern. Editing while entering information into the main memory of a digital computer is carried out similarly to editing when outputting information from the main memory. The difference is that editing operations are performed not with characters read from the main memory, but with characters received from input / output devices. The control unit, depending on the template symbol, writes into the main memory of the character received from the I / O device, writes to the main memory of the editing character, skips the information received from the input / output device, etc.

Each time block 16 recognizes the "End of pattern" symbol in the pattern symbol, the next pattern symbol is read, which is the starting address of the pattern and serves to reconstruct the pattern's initial address in the control word field 24. The output of block 16 prepares the register 3 to receive the character of the pattern following the character “End of the pattern.

After the end of the communication session with the I / O device, the multiplex channel organizes the recording of the modified control word in memory block 1, and then proceeds to service requests for information transfer from other I / O devices. The multiplex channel reads the control word for the next serviced I / O device from memory 1 and the operation described above is repeated. The I / O operation continues as long as the contents of the counter floor

data array of the last control

words will not become zero and fulfilled

all actions specified by the last character

pattern.

If, after reading the control word and decoding the opcode, trigger 14 was set to zero, then the exchange is performed in the usual way, without editing. In this case, the multiplex channel performs only the transfer of information from the main memory to I / O devices or vice versa.

Subject invention

A multiplex channel containing a subchannel memory block connected to a interface block with a computer connected to a data address register connected to a match block, a code register

operations, register. signs, the array of data connected to the control unit associated with the interface unit with input devices- (Output, different in THAT, in order to expand the scope of application, entered into the address register template, triggers to achieve significance, data and the number of repetitions, the counter of the data array and the number of repetitions connected to the control unit and the interface unit with the computer, the data register connected to the interface unit with the computer and the switch unit and the trigger edited connected to the control unit, the memory of the editing symbols connected to the switching unit connected to the interface box with the I / O devices, to the control block of the editing symbols, to the matching block and the register of the pattern, to the control unit, the number of repetitions connected to the register of the pattern.

ncvm

one

fi devices / SSoda - byboda

/

f H Fig.-g

.2