SU1621021A1 - Data storage device - Google Patents

Abstract

The invention relates to automation and can be used to store and promptly update information about data characterizing, for example, the busy state of a multi-channel service system,. The aim of the invention is to expand the functionality of the device by providing data modification during their storage. The device comprises a RAM block, a reversible counter, first and second switches, a comparison block, a group of OR elements, first and second elements AND, the first and second elements NOT "The device performs automatic modification of the contents of the RAM block in accordance with the flow of the service request, or withdrawal from service 1 or s"

Description

The invention relates to automation and can be used to store and promptly update information about data characterizing, for example, the busy state of a multi-channel service system,

The aim of the invention is to expand the functionality of the device by providing data modification during their storage.

The drawing shows a block diagram of a data storage device,

The data memory device contains a block of 1 RAM, the address inputs 2 and the read input 3 of which are the corresponding inputs of the device, the first switch

4, a group of 5 elements OR, a reversible counter 6 with an input 7 of recording resolution, a first 8-1 and a second 8-2 elements AND, a second switch 9, information inputs 10, a one-shot 11, the start input of which is the device start input 12, the first an HE element 13 whose input is an input 14 of a device mode signal, a second NO 15 element whose input is a device control input 16, a comparison block 17, zero-setting inputs 18

The data storage device operates as follows.

At the beginning of the required addresses

who are with me ng II merahanshop,

- for example, new service orders in that south of a different region, for example, are loaded data on the maximum number of orders that each of them can

do this For synchronously, Address inputs 2, information inputs 10 and inputs 3 and 7 are fed to the address signals, the mechanic number, data signals (maximum number of orders) and the write enable signal, respectively, and input 14 is the signal at which the second switch 9 open, and the first switch 4 is closed. Signals are not supplied to inputs 12 and 16 (or logical O levels are being applied.)

As a result, the data on the maximum number of orders for each mechanic through universal reversible counter 6, which in this case is a buffer register, is recorded in block 1 "

The device can then update the information promptly, which corresponds, for example, to receiving orders

In this mode, the signal at input 14 is reversed and as a result, the second switch 9 is closed, and the first switch 4 is opened. The following types of device operation are possible. With each update, it may be necessary to assign an order to one or another mechanic, which corresponds to a decrease the numbers written in the corresponding cell of block 1, per unit, or correct (remove) an order from one or another mechanic, which corresponds to an increase in the corresponding number by one, For this sync This address is given to address inputs 2, the Read signal to input 3, the control signal (the logic level | Г1 when order is fixed and the logic level O when the order is removed) - to input 16, the start pulse - to input 12, the write enable signal is to the input 7 o At the same time, the signal from the corresponding cell of the block 1 through the first switch 4 and the elements OR 5 is rewritten into the reversible counter 6, the one-shot 11 (with a small delay at the start input) with a pulse arriving at the subtracting or summing input of the reversible counter 6, and changing em state last neg per unit thereafter the signal on

, 1021d

input 3 is changed to a write signal and updated information is recorded in the cell with the specified address.

If, when addressing in block 1 at the corresponding address, there is a zero signal, which corresponds to the

five

0

0

five

0

five

0

five

When a particular mechanic is fully supplied with orders, the comparison signal from the output of block 17 is fed to the inverse input of the first element I 8-1 and the signal to the subtracting input of the reversible counter 6 does not pass. The signal from the output of block 17 can be used as a denial of service signal for Vki appropriate mechanics. It can be displayed on the remote receiver of orders

Claims (1)

Invention Formula A data storage device comprising a memory unit, a reversible counter, a comparison unit and a first switch, characterized in that, in order to expand the functionality of the device by providing data modification during their storage, a second switch, a group of elements, OR , the first and second elements are And, the first and second elements are NOT, the one-shot, and the information inputs and outputs of the RAM block are connected respectively to the outputs of the reversible counter and to the information inputs the first switch, the outputs of which are connected to the inputs of the first group of the comparison unit and the first inputs of the elements of the OR group, the second inputs and outputs of which are connected respectively to the outputs of the second switch and to the installation inputs of the reversing counter, which are connected to the outputs respectively the first and the second elements And, the first inputs of which are connected to the output of the one-shot, the input of which is the device start input, the second inverse input of the first element And connected to the output The comparison unit, the inputs of the second group of which are the inputs of the device zero setting, the third input of the first element I is the control input of the device and connected to the input of the second element NO, the output of which is connected to the second input of the second element I, the control input of the second switch is the input of the device mode setting and connected to the input of the first element NOT, the output of which is connected to the control input of the first switch, the address inputs and the read-write input of the RAM block are of the same name stroystva, data inputs of the second switch are data inputs of the device control input down counter is input to the recording device resolution