SU1529223A1 - Device for registering faults - Google Patents

Abstract

The invention relates to computing and can be used to control digital computers. The purpose of the invention is to expand the functionality of the device due to the phased issuance of response codes for failure. The device contains the first group of 1 elements And, a group of 2 single vibrators, the second group of 3 elements And, a group of 4 memory blocks, a divider 5, a generator of 6 clock pulses, a group of 7 information inputs, a setup input 8 of the device, an input 9 enabling the device to work, a group 10 information outputs of the device, a group of 11 meters. A one-shot group and a frequency divider were introduced into the device, which made it possible to expand the functionality of the device by providing the possibility of changing the number of response codes to a failure in accordance with the lifetime of the "Failure" signal at the device input. 1 il.

Description

SP

1C

about o

1C

00

The invention relates to computing and can be used to control digital computers.

The aim of the invention is to enhance the functionality of the device by counting the stepwise issuance of reaction codes a.

The drawing is a diagram of the device.

The device contains the first group 1

Elements And, a group of 2 single vibrators,

the second group of 3 elements is And, group 4 blocks; oB of memory, divider 5, generator 6 clock

pulses, group 7 information inputs, OB, device setup input 8, input

permission of the device, group 10

information outputs of the device, groups of 11 meters.

The device works as follows. Before the start of operation, the computer enters the initial addresses in counters 11 through the device input 8, which will determine the initial commands that the device performs when there is a failure, and also ensures that the Work Permission Signals at the device input 9 are present. Then, when a potential signal appears “Failure at input 7 of the device, there is a signal from the divider output of 5 hectares of the output of the corresponding element AND of the first group of a pulse. The one-vibrator 2 works with it and, until the second (during element 3) there is an impulse from the output (bottom impedance, the element And skips n pulses from the generator 6 to the counter 11, which r will lead to the sequential appearance of the first n control commands that go to the output of the device 10. If the signal "The fault did not disappear, then

Ignal from the one-shot 2 will work again

0

the device and the output according to the second group of n commands, etc., until the signal "Failure at the input 7 of the device disappears.

Claims (1)

Invention Formula A device for fixing faults containing a clock generator of pulses, first and second groups of elements AND, a group of memory blocks, a group of counters, the group of information inputs of the device connected to the first inputs of elements AND of the first group, the output of the clock generator connected to the first inputs of elements AND the second group, the outputs of the elements And which are connected to the Counting inputs of the corresponding counters of the group, the outputs of the counters of which are connected to the address inputs of the corresponding memory blocks of the group whose outputs They are a group of information outputs of the device, characterized in that, in order to expand the functionality of the device due to the gradual issuance of response codes for failure, a single-vibrator group and a divider are entered into the device, the output of the clock generator being connected to the divider input, the output of which is connected to the second inputs of elements AND of the first group, the third inputs of elements AND of which are combined and connected to the input of the device operation enable, the outputs of elements 0 and the first group are connected to the inputs of the corresponding vuyuschih group monostable multivibrator, the outputs of which are connected to the monostable multivibrators corresponding to the second inputs of AND gates of the second group, setting the group counter inputs are combined and connected to the mounting device entry. 0 five five