SU1524082A1 - Device for examining student knowledge - Google Patents

Abstract

The invention relates to educational devices and can be used in lectures, practicals and tests in testing students' knowledge of those courses where the answer can be formulated rather briefly and specifically in the form of formulas or a small number of words, in a test of professional suitability. The purpose of the invention is to expand the didactic possibilities by documenting the speech information of the trainees during their answers, promptly searching the trainees for interesting answers and reproducing them in a form that is easy to perceive in front of the entire audience of listeners. The device contains a remote 1 training and remote 2 students. The remote control 1 and each of the remote controls 2 are equipped with telephone-microphone headsets that are part of the acoustic communication units. Trainees dial answers on keyboards and simultaneously pronounce them out loud into headset microphones. All student responses are recorded on a multi-channel tape recorder. Each console 2 has its own channel for recording responses, and time codes are recorded for one of the channels. To form a time code in tape 1, a tape is marked. In addition, the time of the error, the answer number and the number of the remote control 2, from which the error signal was received, and the trainees' scores are imprinted on the console 1. Therefore, the trainer can quickly find the right part of the tape on the tape recorder, reproduce the interested answer to the external loudspeaker in front of the entire audience of listeners and analyze the received answers. 8 il.

Description

SL

JV Yu

4ib O SH) N9

1

 “J

can be formulated rather briefly and specifically in the form of formulas or a small number of words, when testing professional suitability. The purpose of the invention is to expand the didactic possibilities by documenting the speech information of the trainees during their answers, promptly searching the teacher for interesting answers and reproducing them in a convenient form for perception to the entire audience of listeners. The device contains a remote 1 training and remote 2 students. The remote control 1 and each of the remote controls 2 are equipped with telephones and microphone headsets that are part of the acoustic communication units. Trainees dial answers on keyboards and simultaneously pronounce them out loud into headset microphones. All student responses are recorded on a multi-channel tape recorder. Each console 2 has its own recording channel, and premesh codes are recorded on one of the channels. To form a time code in tape 1, a tape is marked. In addition, the time of the error is printed on the console 1, the response meter and the number of the console 2 from which the error signal was received, and the trainees' estimates. Therefore, the trainer can quickly find: the necessary part of the mite on the tape recorder, reproduce the interested person, then echo to the external loudspeaker in front of the entire audience of listeners and conduct PNLIZ of the received answers, 8 Il.

The invention relates to educational devices for controlling knowledge of trainees and can be used in lecture, practical and supervisory classes, in testing students' readiness for laboratory work in those courses where the answer can be formulated rather briefly and specifically in the form of mathematical expression or small vocabulary of words, when checking professional suitability, when practicing skills in the correct presentation of staff teams from xanthans, as well as their interaction in training crews of different values .

The aim of the invention is to expand the didactic capabilities of the device by documenting the speech information of trainees during their responses, promptly searching for interesting answers and reproducing them in a convenient form for the audience to listen to during the results of the exercises.

Fig, 1 shows a block diagram of the device; Fig. 2 is a diagram of a control unit of the students' console; Fig. 3 is a diagram of a switch of standards; FIG. A is a diagram of the student console evaluation unit; Fig. 5 is a diagram of the control unit of the registration unit; Fig 6 is a comparison block diagram; in fig 7

0

five

0

five

registration block diagram; FIG. 8 is a diagram of the node for documenting responses.

The device contains a remote control I training and pulp 2 learners. The control panel 1 of the training includes a block of 3 input of reference responses, a generator of 4 clock pulses, a switch of 5 standards containing a node 6 multiplexers, a counter 7 of the address, a decoder 8 and elements 9 and 10, a block II of registration containing a node 12 of control including drivers of 13 and 14 single pulses, triggers 15, elements AND 16, circular shift register 17, encoder 18, element OR 19, counter 20, decoder 21 zero, driver of single pulse 22, trigger 23 and element 24, multiplexer node 25, generator 26 characters, node 27 multiplexers, k mmutator 28, print node 29 and multipexor node 30, answer documentation node 31, which contains a multichannel tape recorder 32, comparison node 33, tape marking node 34, which contains counters 35 and 36, comparator 37, decoder 38, memory register 39, register 40 shift, a HE 41 element, a multiplexer 42, a counter 43 code pulses, an AND 44 element, a single pulse shaper 45, AND 46-49 elements, an OR 50 element, memory triggers 51 and 52, counter 53, a group of counters 54,

shaper 55 single pulses, 56 low-pass filter, de-otorifiers group 57 and digital display unit 58

In addition, the device contains a memory block 59, a single pulse shaper 60, a memory block 61 consisting of on-line e-memory-1 HXG nodes 62, with a ripper 63, a single pulse shaper 64, a response analysis comparison block 6, which contains the address counter 66 , shift register 6, elements And 68, element ШШ 69, decoder 70, elements И 71, counters 72 of the number of incorrect answers, comparison node 73 and memory triggers 74, information board 75. The student console contains a block 76; input responses (keyboard content 77-79 and encoding node 80), control block 81 (includes c. triggers 82-84, OR element 85, AND elements 86-91, OR elements 92 and 93, address counter 94, delay element 95 , elements 96-98, generator 99 and counter 100), simpol number register 101, memory register 102, unit 103 sravne, digital display unit 104, comparison unit 105, shift register 106, adder 107, evaluation unit i08 ( contains elements AND 09-111, counters 112-114, comparison nodes 115-117, group of elements AND 118-120, memory node 121, digital display node 122 and encoder 123), acoustic block 124 connection,

Blocks 3 and 76 contain a keyboard like a typewriter keyboard (not shown). Cards of symbols corresponding to 1x keyboard keys can 6iiiTb cMenWiiNtti (depending on the content of occupations).

The device works in the following way.

Before the start of classes, the student prepares in advance a list of test questions and response codes for the CM. Then, using the keyboard module 3, he dials the response codes that are stored in his memory.

At the beginning of the lesson, the trainee informs the trainees with a list of control tasks.

Work begins from the moment you press the Pachalo button on the 78 StarTech keyboard in the training crew group. When this occurs, the counter 94

15

ten

65 7)

240826

block 81, which generates an address code signal. This signal, delayed in element 95, through the switch 5 enters block 3 and transfers the information code to register 102 through switch 5. On the board of node 104 connected to the output of register 102, a certain command is released, depending on the content of the command S, Senior in the training group, rehearse the highlighted combo using one of the keyboards, for example, the keypad 78 of block 76. The command set, consisting of 5 separate words and word combinations, starts and ends by pressing the Enter key, which is also on the other two keyboards Oh.

The first time you press the Enter button 20 of the keyboard 78, the trigger 83 of the block 81 is triggered, which by its output blocks the inputs of the other flip-flops 82 and 84 from the possible passage of Input signals from other keyboards. At 25 this, next to the Enter Key 78 button, the light bulb comes on, telling the learner about the possibility of continuing to type the answer. In addition, the output of the trigger 83 commutes one pole of the power supply - 1pc to the contacts of the buttons of the keyboard 78. The keyboards 77 and 79 are de-energized. The keypad buttons 77-79 are connected in such a way that in each keyboard one of the pair of open contacts of each button is connected to a common switched power bus, which is connected to the output of the corresponding trigger 82-84, and the second contacts of the same name buttons of each of the jigsaw 77-79 are connected together and output to the inputs of the node 80 block 76.

In addition, when the Enter button is pressed for the first time using trigger 83, element 90 and element OR 93, the signal Input 1 is generated, which registers 106, 101 and 102 and increases the state of counter 94 by one . Counter 94 generates a signal code for the address of the internal memory of block 3. This signal, delayed in element 95, through switch 5 enters block 3 and reads the response code (command) to register 102 through switch 5.

Switch 5 alternately connects the student consoles to unit 3. Directly switching the addresses of the counter 94 of the consoles 2 is carried out using node 6 of the multiplexers in accordance with

35

40

50

55

A counter with a code that is being used by an address counter 7 that is started from generator 4, the conversion factor of counter 7 is equal to the number of consoles 2, the decoder 8 connected to the outputs of counter 7 generates signals at its outputs that correspond to the numbers of consoles 2 to which information from the memory is switched

unit 3, the three-input elements 9 and 10 are connected to the outputs of the decoder 8, the number of the latter being equal to the number of bits on the second outputs of side 3, multiplied by the number of consoles 2.

In the presence at the inputs of the And 9 and 10 elements of the resolution signal from the corresponding output of the decoder B and the signal Input 1 from the corresponding console 2, the code information, which is not present at its third inputs, is connected to the outputs of the And 9 and 10 elements.

This information enters the inputs of the registers 102 of the respective consoles 2 and is recorded therein. One part of the bits of register 102 is connected to block 105 and is intended to be compared with the code taken from the outputs of register 106 after the end of the response. Another part of register bits 102 is designed to control the correct sequence of the character set and is connected to block 103, which is compared with the code removed from the outputs of register 101, and the maximum number of bits allocated for this purpose is equal to the Maximum number of characters answer.

The command set is made by pressing individual keys. When this node 80 generates a binary code that enters the adder 107 and the element 85 of block 81,

The adder 107 adds the binary code from the outputs of register 106 and the newly entered code generated by node 80. Each time the keyboard key is pressed, a single pulse appears at the output of element 85, which shifts the unit in register 101 in the next bit d and at the same time gives permission to start the counter 100 from generator 99,

In effect of a binary code taken from the outputs of node 80, elements 96-97 connected to the outputs of the account

0

g

n

5 Q

five

five

five

Chip 100, respectively, generate a control signal, Strobe 1 and Strobe 2 pulses, which control the operation of register 106,

Blocks 101-103 are used to ensure that the correct sequence of characters is controlled. This is ensured by the fact that when dialing the answer in register 101, the unit shifts to the next digit with each keystroke. Moreover, each bit of register 101 corresponds to a specific sequence number of the character of the dialed response. When single signals removed from certain bits of registers 101 and 102 coincide, the output of block 103 results in the enabling signal to the input of pulse-generating element 98 Strobe 1. Under the action of a zero control signal and pulse Strobe 1, information written to register 106 is shifted -with the previous button pitch, one character to the left (in the direction of the higher bits), t, e, in fact, the decimal number is multiplied by the bottom. After that, a positive control signal and pulse Strobe 2 under the action of which the binary code is removed, take off emy output from the adder 106 is written into the register,

The adder 107 produces the addition of the code shifted by one bit from the output of the register 106 and the newly entered code generated by the node 80,

Thus, the addition of codes occurs in two stages. At the first stage, when any key is pressed under the action of a zero control signal and in the presence of a pulse Strobe 1, the old information in register 106 is shifted by one character, and then when the control signal is changed and under the influence of Strobe 2, the total code recorded from the output of the adder, in register 106,

At the end of the response, the student presses the Enter button a second time. At the same time, using the trigger 83, the AND 87 element and the OR 92 element, a single Signal 2 signal is generated at the output of the latter, which goes to the control input of the block 105,

Under the action of this signal, in block 105, a comparison of the codes from the outputs of registers 106 takes place.

and 102, i.e. comparison of the total code dialed during the response and the reference code is made. If the answer is incorrect, then a single signal appears at one output of block 105, which is recorded in block 61 dp of subsequent analysis of the responses and in block 11 to start the print control unit 12.

When the Enter button is pressed a second time, the trigger 83 of the block 81 returns to its initial state. After that, the device again returns to dialing a response from any of the three keyboards. The work of the device from the other two keyboards is similar to the work from the workplace of the senior student in training, which is described above.

The recording in the error signal block 61, taken from the output of the comparison block 65, is performed under the action of the recording signal generated by the shaper 60 and the address code generated by the counter 94, and corresponding to the response number. In block 61, for each console 2, its operational storage unit 62 is assigned, each bit of which corresponds to a response meter.

In addition, a single signal from the output of block 105 enters the shaper 13 of node 12. At the output of the shaping unit 13 synchronously with the frequency of r generator A, a pulse appears on the front of the incoming signal from the output of block 105. Under the action of this pulse, the corresponding trigger 15. Moreover, each trigger 15 corresponds to its own remote control number 2. A single signal taken from the output of trigger 15 gives permission to pass the sign from register 17 to output element AND 16. Register 17 starts from generator 4 through element 24 and continuously polls with there are no triggers 15. When the signals at the inputs of the element AND 16 coincide, a negative signal appears at its output, which is fed to the encoder 18,

At the output of encoder 18, a code appears corresponding to the console number from which the error signal is being received. The code of the number of the remote control 2 is fed to the informational inputs of the node 27 multiplexers and the address inputs of the node 25 multiplexers. Under the action of the code number of the remote control 2, at the output of the node 25, the response code appears,

0

0

five

-

0

five

0

five

0

five

The rum was made an error by the student at the corresponding console 2. From the output of node 25, the code of the answer number arrives at the input of node 27 for subsequent switching. The switching of signals by node 27 occurs as follows.

When the signal at the output of the element AND 16 appears in the negative, the driver 14 is triggered. On the front of this signal at the output of the driver 14, a negative 1 st pulse appears, which alternates the element OR 19 to flip the trigger 23 into one state. A single signal, taken from the output of the trigger 23, gives permission for the counter 20 to operate under the action of pulses generated by the generator 4. At the same time, a pulsed signal, down from the output of the decoder 21, prevents the element 24 from passing the pulses from the generator 4 to the input Reg Istria 17 and the last one remaining;

During the validity period of the code of the console number generated by the encoder 18 and for a duration equal to the signal, Bbipa6aTbiBaeMONry ring registers and 17, the output of the counter 20 generates seven addresses.

At the first address, node 27 of switch-fies the code of the number of the console 2 to its output, the second is the space code generated by the generator 26, the third is the code of the response number for which an error was made, the fourth is the space code, and the error time code generated by node 31, in the sixth and seventh, the line-in and carriage codes produced by generator 26.

Thus, the parallel codes generated by the node 27 are sequentially received at node 29 through KOMNfyTHTOp 28 and printed line by line for each cycle.

As a node 29, any digital printing device operating from a parallel binary-decimal code 8-4-2-1 can be used, for example, CPU 8-, Sch 68000K, etc.

The conversion factor of the counting a 20 is equal to eight. When the eighth pulse appears at the input of the counter 20, it returns to the initial state and there are zeros at its outputs, and a positive signal appears at the output of the decoder 21 zero, which gives a resolution

and the element 2C passes pulses from the generator 4 to the input of the register 17. In addition, when a single signal appears at the output of the decoder 21, the driver 22 generates a negative pulse and transfers the trigger 23 through the R input to the first state.

After this, register 17 again continues polling the status of triggers 15, and as soon as during one of the ticks a single state of one of the triggers 15 is detected, register 17 under the influence of a negative signal produced by the AND 24 element with the participation of the decoder 21 zero, the counter address 20, under the action of which the switching signals to the node 29,

Any of the triggers 15 goes to the initial state upon termination of the pulse at the output of the corresponding element 16 by means of the former 14

For stable operation of the device, the register 17 and the drivers 13 are triggered by pulses shifted relative to each other by ttolov1 {the period, i.e. push pull series.

 Consider the work of block 108 estimates.

In block 108, the number of correct answers for each of the three students is counted using AND elements 109-111 and counters 112-114. The signals belonging to the dialed answers are formed in block 81 by elements 86-88 when the Enter button is pressed a second time and fed to the inputs of the corresponding elements AND 109-111, the second inputs of which receive a single signal from the first output of block 105 in the case of a correctly dialed answer. When an atom, a single signal, which appeared at the output of one of the elements 109-111, is recorded in the corresponding approximations 112,113 and 114,

The grade for each of the trainees is exhibited on a five-by-one system and is highlighted on the digital indicators of the node 122.

At the end of the session, the trainee presses the Score button on the keyboard of block 3. At the same time, the output of block 3 produces a negative signal, which is fed to block 59 of memory. Under the action of this signal at the outputs of block 59, in series

ten

15

20

25

thirty

five

0

five

0

five

positive pulses appear, which are fed to the inputs of the elements AND 118-120 units 108 of the consoles 2, i.e. they are polled.

During the operation of each interrogation pulse, alternately, on each of the three FB1 of the sixth output of block 59, pulses appear, which arrive at the second inputs of the corresponding elements II 118-120. At the same time, the number of elements And 118-120 of each of the consoles 2 is equal to the number of students trained on one console multiplied by the number of assessments.

Thus, with the number of trainees on one console equal to three, and the number of possible assessments equal to four, this product is equal to twelve. The third inputs of the elements And 118-120 are connected to the outputs of the hundred-mt-1 of the relevant nodes 115-117 of the comparison. The number of outputs of each of the three nodes 115-117 is equal to four by the number of assessments.

During the operation time of each of the three pulses present at the second inputs of the AND 118-120 elements, block 59 at its fifth output sequentially generates evaluation codes. These codes arrive at the inputs of nodes 115-117 and in the case of the fulfillment of one of the inequalities: 02 N3 03; 03 N4 0.4; 05 N5, where N2, N3, N4, N5 is the number of correct answers taken as codes from the outputs of the counters 112-J14, a single signal appears at the corresponding output of the comparison nodes 115-117, which is fed to the input of the corresponding element AND I8 -120 In the event of a coincidence of a single signal taken from the output of one of the comparison nodes 115-117 and the interrogation signals, S1B- from the fourth and sixth outputs of block 59, the output of the corresponding element 118-120 appears as 1, which is fed to the encoder input 123 and is written to memory node 121,

Three ten-bit indicators are connected to the outputs of node 121, forming a node 122, on which assessments by the students are displayed.

Encoder 123, podgashchenny to the outputs of the elements And 118-120, generates evaluation codes, which are fed to the inputs of the node 30. At the other inputs of the node 30 receives the codes of the numbers of consoles 2, formed on the third output of block 59. The node 30 switches these codes to their own. outputs under the action of the address code generated at the second output of block 59. Since switch 28 is open under the action of a single signal taken from the first output of block 59, the evaluation codes from the corresponding remotes 2 are passed to the input of node 29. The latter prints the number of the console 2 and the results answers of each of the students.

All crew members are acoustically connected to each other. The operators perform certain actions on the commands of the senior in the training group and alternately repeat the received commands or report on their execution simultaneously with pressing the key on the dial pad of their workplace in accordance with the spoken commands.

All transmissions between trainees (crew members) are recorded on a multichannel tape recorder 32. Moreover, each console 2 is assigned its own recording channel. In addition, one of the channels is assigned to record the time codes from the filter 56 of the node 34. Pa The output of the node 34 of the time information is represented by the binary binary decimal code 1-2-4-8 in the form of tonal pulses of different duration. Sending a time code consists of one tone imgguls. The start of sending a service character, and sixteen tone pulses - the Log signals. Oh and Loch In the intervals between the time code sendings, the tonal impulses of the Log signals. Are continuously followed.

A check-in time is issued every 10 seconds. The time code signal has a carrier frequency of 400 Hz. In this, the signal duration of the beginning of the transmission is 280 ms, the signal of Log.1 is 120 ms, the signal of the Log.O is 40 ms, the pause between the tone pulses is 40 ms.

The sending rate of time codes, depending on the value of the time being encoded, is 1.56-2.44 s,

The node 34 can be divided into two independently working i and coding and decoding parts.

As part of the coding part of the node 34 includes a group of meters 54, part

0

five

0

five

0

five

0

five

0

five

a group of decoders 57, part of the 5b digital display unit, HE 41, element AND 44, 46-49, triggers 51 and 52, drivers 45 and 55, multiplex sor 42, counter 43 code pulses, element OR 50, counter 53, filter 56 low frequencies

The decoding part of the node 34 includes part of the decoder group 57, part of the digital indication node 58, comparator 37, counters 35 and 36, decoder 38, memory register 39, shift register 40.

The coding part of the node 34 provides for the counting, indication and coding of the current daily time, and issuing a code of this time for recording on a tape recorder. The decoding portion of node 34 provides decoding followed by an indication of the time code received from the tape recorder during playback.

Generator 4 acts as a time sensor. It generates and outputs to the counters 54 pulses with a period of the following 10 s, which serve as the basis for counting the current time. In addition, the generator 4 provides a number of signals of stable frequencies necessary for the operation of a number of circuits of the coding and decoding part of the node 34.

The counting and accumulation of the current daily time provide sequentially connected counters of 54 tens of seconds, units and tens of flashes, units and tens of numbers. The time information in each bit is presented in the form of a parallel binary 1-2 decimal code 1-2-4-8 at the outputs of the corresponding counter.

The parallel time code from the outputs of the counters 54 enters the decoders 57, which convert the binary-decimal code to decimal. The outputs of the decoder 57 are connected to five digital indicators that highlight the current daily time and five digital indicators that provide an indication of the decoded time coming from the decoding part of the node 34.

All ten digital indicators are part of node 58. Conversion of a parallel code, which presents time information on the outputs of counters 54, into a serial code implements an encoding code.

ten

15

20

25

 5152A082

part of the node 34, the Parallel time code, presented by sixteen binary bits, from the outputs of the counters 54 is fed to the inputs of the multiplexer 42, which is a code-controlled switch of sixteen inputs to one output. At the control inputs, simultaneously, the code combination from the counter 43, from which the information input is connected to the output, is fed from the four-slot bottom. In addition, multiplexer 42 has a strobe input. Therefore, the switching of the selected channel is not triggered for the entire time during which this combination acts on the control inputs, but only for a time equal to the duration of the gate pulse generated by the output of element 44. Such a sixteen-bit multiplexer contains, for example, the MviKpo circuit K155KP1.

The operation of the coding part of the node 34 begins at the outgrowth of the pulse, which is removed from the low-order bit of one of the counters 54, which produces the signal of the Ten Seconds. At the same time, under the action of the front of this pulse, the trigger 51 goes into a single state, and forma- ted 45 and 55 produce single strobe pulses of 1 ISS duration, which reset the counters 43 and 53. After that, the counter 53 starts operation under the action of frequency generated by the generator 4. After a time equal to 280 ms, equal in duration to the start of the signal, the counter 53 resets the flip-flop 51, Since the latter is connected to one of the inputs of the OR 50, the output is removed the signal that permits the passage of the frequency of 400 Hz generated by the generator 4 through element 49 to the input of the low-pass filter 56, since at the third input of the element 49 at this time there is a single signal taken from the output of the trigger 52, Thus, a given duration is formed impulse start sending,

Under the action of a pulse cutoff, the start of the search taken from the output of the element OR 50, the trigger 52 goes into one state and at the same time the forming unit 55 starts, which resets the counter 53

in t in d with in

you are di

si ni 35 l and us ho

If he is 55 ho from

40

45

50

ten

15

0

five

A082

about

sixteen

to zero state. A single signal, taken from the output of the trigger 52, gives a permitting signal to the input of the element 48, C, the output of the trigger 52 is removed, a zero signal, which prevents the formation of the signal Log, iO at the output of the element 46, signal Log.1 at the output of the element 47 and passing frequency of 400 Hz at the output of element 49-, Element 48, connected by inputs to the outputs of counter 53, generates a Pause pulse. By cutting off this pulse, trigger 52 goes to the zero state. In this case, the driver 55, which is connected to the output of the trigger 52, is triggered and puts the counter 53 in the zero state. Simultaneously with the transition of the trigger 52 to the zero state 1, the counter 43 is triggered, which passes to the next state corresponding to the decimal number 1.

Under the action of code signatures, generated by a counter 43, switching occurs to the input of the multiplexer 42 of Log.O and Log, 1 signals each time the counter 43 is triggered, and the order of output of these signals corresponds to the parallel sixteen-bit code received at the input of the 42s multiplexer

Counter 53, with which the specified signal durations will be generated, sat sat down after the end of the signals, the start of sprinkling, 5 Log, O, Log, Pause every time and again begins to count and depending on what signal is at a given time at the output of the multiplexer 42, a corresponding signal duration is generated. Thus, counter 53 is a controlled frequency divider. If at the output of multiplexer 42 is a signal o, then with the help of counter 53, elements HE 41, AND 46 a signal Log.O is formed. If at the output of A2 multiplexer a signal 1, then with the help of counter 53 and element 47, a signal Log is generated, 1,

When the seventeenth counting pulse arrives at the input of the counter 43 code pulses, which determine the end of the sending of the time code, it stands on self-blocking until the pulse arrives. Start the ligature corresponding to the reset signal, generated by shaper 45, Locking signal, holding the score0

45

0

 715

Chip 43 in the reset state forms the element 44 connected to the first and the fifth bits of the counter 43 (corresponds to the decimal number 17). In addition, from the output of the element 44 a single signal is fed to the gated input of the multiplexer 42, prohibiting switching signals at its output. As a result, at the output of multiplexer 42, there is a zero signal that passes through the element 41 to the input of element I 46, allowing the output of the last signal Log.O to be formed. After the end of this signal, the Pause signal is generated by switching neither the trigger 52. Thus, in the intervals between the time code sends, the coding part of the node 34 continuously generates LoGoO signals.

The decoding portion of node 34 works in the following way.

The time code in the form of tone pulses with a carrier frequency of 400 Hz from the output of one of the channels of the maptophone 32 enters the comparator 37, which generates a series of video pulses from each tonal code pulse, the number of pulses in each series is equal to the number of periods of the carrier signal in the corresponding tone pulse and the pulse frequency is equal to the frequency of the carrier signal of the tone pulses.

The output of the comparator 37 is connected to the counting input of the counter 36, the division ratio of which is 64, and to the input Installation O of the counter 35, the division ratio of which is 16,

The counting input of the counter 35 receives a frequency of 375 Hz from the output of the generator 4, and the output of the counter 35 is connected to the input Installation O of the counter 36. When the output of the comparator 37 is followed by video pulses, the counter 35 is in the reset state, and the counter 36 counts the number of video pulses in tonal impulse.

Logic processing of input signals is performed in such a way that when a 36 series of pulses arrives at the input, corresponding to the Log signal, 0 (from 4 to 31 pulses in a series), the decoder 38 outputs only a clock pulse, when a series of pulses arrives, corresponding to the Log signal , 1 (from 32 to 63 pulses in a series), a clock is output

five

0

five

082

0

five

0

five

0

five

18

and code pulses, and when a series of pulses is received, corresponding to the Start of parcel signal (over 64 pulses in a series), clock, code pulses and reset pulses are output. The reset pulse initializes registers 39 and 40. Under the action of a clock pulse in register 40, the unit is shifted to the next bit. The number of register bits 40 is sixteen, that is, the number of clock pulses emitted by the decoder when decrypting a single packet time code Htl,

Register 40 controls the operation of register 39, all sixteen inputs of which receive signals from the output of register 40. Code pulses are sent to the information inputs of register 39. Thus, each clock pulse corresponding to a particular bit of a consecutive time code includes only one certain register bit 39, which allows the code pulse to go to the output of a sixteen bit register 39, when receiving a tone pulse of Log. O after a clock pulse. pulse code pulse is not generated, so the corresponding register bit 39 remains in accordance with the Log.O. When receiving a tonal pulse Log, 1, a clock pulse is formed, and then a code pulse that arrives at the corresponding register bit 39 and translates it into the Log state, 1. After decoding the time code, the 16-bit register 39 takes the state corresponding to the decoded code time, and the paraligelny code from its outputs goes to the decoder 57 and node 33, Node 58 provides flashing of the time code arriving at its input.

If you know the time when a mistake was made by a student, you can find the necessary part of the tape and record it on an external loudspeaker or listen to it on headphones. Since node 29 prints .: the time of the error, the command number and the number of the console from which the error signal was received, the teacher can easily find the necessary part of the tape. To do this, he dials on the keyboard of unit 3 the time of the error and for

carries the time code in the memory of this block Then turns on the tape recorder 32 the desired channel and translates it into the Rewind mode. At the same time, the tape recorder time signals from the time channel of the tape recorder 32 are received. At the node 58, the decoded time code signals recorded in the channel of time. At the same time, from the output of node 34, a parallel time code in the form of DC pulses is fed to the input of node 33, to another input of which a parallel code is received from the output of block 3.

Thus, node 33 compares the codes from node 34 and block 3. If these codes coincide, node 33 generates a signal to stop the tape recorder 32. Then the teacher, by manipulating the Play and Rewind buttons on the tape control panel, determines the location of the desired one. of the tape section After that, the teacher reproduces this section of the tape in front of the students and indicates to the trainees where the answer was made. Similarly, other sections of the tape are reproduced.

At the request of the trainer, the students' responses on any of the recorded channels can be fully reproduced.

In addition, at the end of the session, the student can highlight the answers on the scoreboard 75. To do this, he presses the keypad Key 3 button. Under the action of a single signal generated by this key, the counter 66 is started and the register 67 from the generator 4 Simultaneously the blocking is removed from the counters 72. Over the address bus connecting the output of the counter 66 to the block 6, the address codes are successively received through the switch 63 Over the data bus of block 61 connected to the AND elements 68, the response codes appear successively through the switch 63 Block 61 consists of single-bit RAM 62, and each console has its own RAM with a capacity of N bits, where Y is the number of answers Thus

So, the number of outputs of the block 61 is equal to the number of remote controls 2 "

Reg 67 is triggered by a frequency that is n times greater than the frequency supplied to the input of counter 66, where

five

0

five

0

five

0

five

n is the number of bits of the data block of block 61. This is due to the fact that aa time of one clock cycle of the address of block 61, register 67 must interrogate each bit of the data bus of block 61 and write down the wrong answers through AND elements via AND elements 69 and 71 in the counter 72 And this signal goes to the input of the corresponding counter 72 only if there are resolving their signals from the decoder outputs 70 Each of the counters 72 counts the number of incorrect answers from all consoles question Node 73 produces a comparison of the codes received from the output s account sh- Cove 72o

The number of outputs of node 73 is equal to KOJUI-the number of answers, with each of its outputs corresponding to a specific answer number. A single signal appears at that output of node 73, corresponding to the number of the question that has the most errors, and only when the resolution signal has the last output of the decoder 70, in order to eliminate intermediate states. The appearance of a single signal at the output of node 73 is fixed by a corresponding trigger 74, the output of which blocks AND 71 from further passing the signals to the input of the corresponding counter 72 by pressing the Request button a second time if the trainer wants to find out the second most difficult issue. The scoreboard 75 shows the number of the question to which the most errors were made.

When releasing the Query button, counters 66 and 72, register 67 are reset

In addition, the trainer can control the answers from any remote. To do this, he dials the question number on the keypad of block 3 and enters the address code in counter 66. In accordance with the address code on the data bus of block 61, a code appears, under the action of which the wrong answer is displayed on the board 75 from the corresponding console 2 mistake.

An introduction to the proposed device of the indicated blocks and connections allows one to expand its didactic possibilities in comparison with the existing ones by documenting the answers of the trainees, operative search and reproducing the answers of interest.

211524082

trained and their subsequent analysis, it improves the quality of training.

We are in a blast with you or from one to the other.

Claims (1)

Invention Formula A device for controlling students' knowledge, containing a registration unit, information board, result switch, input unit of reference responses, switch of standards, the outputs of the first group of which are connected to the first inputs of the respective student consoles, in order to expand the didactic capabilities of the device , the first and second memory blocks, a comparison unit, a generator, a single pulse former and a group of single pulse former, the outputs of which are connected to the corresponding and the address inputs of the second memory block, and the inputs with the first outputs of the respective learning consoles and with the corresponding inputs of the first group of the registration unit, the inputs of the second group of which are connected to the second outputs of the corresponding learning consoles, the inputs of the third group to the corresponding outputs of the first group of the first memory block ti, the inputs of the fourth group to the third output of the corresponding learning consoles, the MAINTENANCE of the fifth group to the corresponding outputs of the generator group, the inputs of the sixth group to the fourth outputs correspond vuyuschih consoles Educational 22 0 five about 0 five and the corresponding information inputs of the first groups of result switches and standards, and the input to the first output of the input module of the reference responses, the second output of which is connected to the control inputs of the comparison unit and the result switch, the third output to the control input of the first memory block, and the inputs and outputs of the groups - with the corresponding outputs and inputs of the second groups of the switch of standards, the synchronous input of which is connected to the first output of the generator, and the inputs of the third group - to the fifth outputs of the respective learning consoles, output The second group of the first memory block is connected to the second inputs of the learning consoles, the outputs of the third group to the third inputs of the respective learning consoles, the output to the fourTbiM inputs of the learning consoles, and the sync input to the second output of the generator, the third output of which is connected to the sync input of the comparison unit, output : which is connected to the information board input, group outputs - to with; corresponding inputs of the single pulse generator and corresponding information inputs of the second group of the result switch, and information inputs to the corresponding outputs of the second memory unit, the sync input of which is connected to the output of the single pulse generator , and information inputs - with the corresponding outputs of the switch. result. 55 - "75 PL 5- m W m  I I ll-.III II I - - I llJI- -J .1 LCD uLJ r Jy i Wi I F7 7 i / jV / v / K z 5J s -HJI R / r.2 g Lz 1 G I f I I I-.tl.iJ ,,. J L. and w uLJ S j e r SRI Jy I / M. Do ttzh Wi-, I igj G / PCh / gg C j / h MM sr w fr3z. -Ei: - Er sh / 1A Hs.  sH ± ai aJ / r.2 W I I l-I I I 1L Id t S fa I .7 FIG d