SU1376076A1 - Information input device - Google Patents

Abstract

The invention relates to automat. tick and computing technology and can be used to promptly enter information into computing or control systems. The purpose of the invention is to increase the reliability of the device with multi-step input of information by reducing the probability of operator error. The device contains two decoders 1 and 2, multiplexer 4, matrix indicator 10, matrix of switching elements 3, standby multivibrator 5, two elements IL 6 and 13, register 7, counter 8, pulse generator 9, two memories 11 and 12, four element .15, 16, 18, 19, delay element 14, trigger 17. At each time, the device is in one of the possible states. Current status code: is written to register 7 and output to the information outputs of the device. When the keys are not pressed, the device keys are indicated, which can be pressed by the operator in the current state to measure this current state. When you press one of the displayed keys, a transition occurs to the new current state corresponding to the key pressed. This gives a pulse to the control output of the device. After releasing the keys, keys are displayed that can be used to change the new current state. Pressing unindicated keys is ignored by the device. 1 il. so :)

Description

The invention relates to automatics vt computing and can be used to promptly enter information into computing or control systems.

The purpose of the invention is to increase the reliability of the device during multi-step input of information by reducing the probability of operator error.

The drawing shows the functional diagram of the device.

The scheme contains the first 1 and second 2 decoders, matrix 3, switching elements, multiplexer 4, standby multivibrator 5, first element OR 6, register 7, counter 8, pulse generator 9, matrix indicator 10, first 11, and second 12 memory blocks, the second element OR 13, the delay element 14, the first 15 and the second 16 elements And, the trigger 17, the third 18 and the fourth 19 elements I.

The device works as follows.

In register 7, the current status code of the device is generated and stored. This code is the output of the device. The change of the current state code is controlled by the keyboard. For each current state, a group of keys that are subject to cyclic control for pressing is set and displayed (indicators mounted in key heads). When it detects that a control key is pressed, the current state is changed to the adjacent state depending on the previous state and the key pressed.

Block 11 stores the addresses of the beginning lists of CODES of adjacent states to which transition from current states is possible. The counter 8 is designed to form and store the address of one of the adjacent states. The information bits of block 12 are divided into four parts, the outputs of which correspond to the information outputs of the first second and third groups VI, V2 and V3, and a separate information output AND, And VI is the code of the adjacent state, the transition into which is possible from the current state, adjacent states are recorded in a sequence according to the priority of the states. V2 is the address of the row of the indicator 10 and 3 key matrixes, in which there is a key responsible for

0

20

25

thirty " -

the transition to this adjacent state, and the corresponding indicator. V3 is the address of the column in which the specified keys and indicator are located, and is the pointer to the end of the list of adjacent states (one indicates the end of the list).

Decoders 1 and 2 are designed to connect the specified rows and columns of matrix 3 and matrix indicator 10. Matrix 3 contains (ixC) key modules organized. in the form of a matrix with M rows and K 5 columns, having M row inputs and K column outputs.

The matrix indicator 10 contains (ICC) indicator modules, organized in the form of a matrix with M rows and K columns, having M row inputs and K column inputs. Each indicator module of the matrix indicator 10 contains an AND logic element, whose inputs are the first and second contacts of the indicator module, respectively, and an indicator (LED), the first input of which is connected to the output of the AND logic element, and the second is the third contact of the indicator module. Each (M, K) -th indicator is placed on the surface of the corresponding (M, K) switching element of matrix 3. Multiplexer 4 switches signals from the outputs of the columns of the keyboard matrix 3 in accordance with the signal of the logical unit at one of the outputs of the second decoder 2. Scheme from the waiting multivibrator 5 and the first element OR 6 provides a temporary extension of the signal of the logical unit coming from the output of the multiplexer 4. The extension time is determined by the pulse duration of the waiting multivibrator 5 and should not be nshe debounce time switching elements 3. The trigger key matrix 17, a delay element 14, the AND gates 15, 15, 18, 19, OR gate 13 are used to form the device control signals. The generator 9 clock pulses synchronizes the operation of the device.

When the device is turned on by the signal Z from the input transfer y; the device to the initial state, the initial zero code is written to the register 7. The same signal Z through the circuit: the second ele40

45

50

55

ment OR 13 - the delay element 14 arrives with some delay at the stationary inputs of the counter 8 and the trigger 17, driving them to the initial connections. The initial state of the trigger 17 is the single state, and the initial state of the counter 8 is the code recorded in the zero cell of block 11. The logic zero signal from the inverted output of the trigger 17 enters the input of the fourth element And 19 and locks it. At the same time, the signal of the logical unit from the direct output of the trigger 17 is fed to the inputs of the first 15 and second 16 elements I.

The current state code (at the beginning of operation is zero) from the register 7 is fed to the inputs of block 11. At the outputs of block 11, the beginning code of the list of adjacent states (to which transition from the current state is possible) to the inputs of counter 8 is generated. Output code of counter 8 changes when a logical unit signal is applied to its installation input and enters the inputs of block 12. Using the column and row addresses from the second and third group of outputs of block 12 to the inputs of the first 1 and second 2 decoders, first, turn on complies vuyuschego LED matrix display 10, and secondly, connecting the respective switching element of the matrix 3 to the output of multiplexer 4 via cash logical unit.

If the corresponding switching element is pressed by an operator, then the output of multiplexer 4 is a signal of a logical unit, which triggers standby multivibrator 5 and generates a signal M at the output of the first element OR 6. The provided standby multivibrator 5 provides; eliminating the chattering of the signal M due to the chattering of the connected switching element.

The appearance of the signal M means that the operator has specified a state transition.

In accordance with this, we consider two cases of the device operation: the transition of states is not specified; state transition set.

In the first case, a) and.

The equality of the signal U from the separate information output of block 12 to zero means that the list of adjacent states has not been completely viewed.

whitefish-

0

five

. Q 5

0

The signals of logical zero M and U are fed to the inverted inputs of the first element I 15. When a clock pulse arrives from the generator of 9 clock pulses, this element is unlocked and the signal of the logical unit from its output goes to the counting input of counter 8. At the output of counter 8, the next state code is generated from the list of adjacent states, according to which the next key is connected and indicated.

In the first case b) and (end of yisk).

In this case, the signal of the logical unit and through the circuit: the second element AND 16 (when a clock pulse and a signal arrive from the direct output of the trigger 17 to the direct input and the signal M - to the inverse) - the second element OR 13 - the delay element 14 arrives the gate input of counter B. As a result, counter 8 records the code from the outputs of block 11, which is the address of the beginning of the list of adjacent states for the current state recorded in register 7. The operation of the device is repeated for the same list of adjacent states.

In the second case (there is a transition) and or 1

In this case, the element TI 18

40

45

the signal M through the three (when a clock pulse arrives) is fed to

gate input register 7. Therefore, the signal of the new status code from the information outputs of the first group of block 12 is recorded in register 7. The same signal is fed to the reset input of the trigger 17., the contents of which are thus nullified. The signal of the logical unit from the inverse output of the trigger 17 is fed to the input of the fourth element AND 19. However, this element is locked by the signal M arriving at its inverse input and while the signal M is equal to one (i.e. the key is in the depressed state) the input of counter 8 does not receive a signal and the new list of adjacent states is not viewed. Thereby, the operation of the device is blocked to prevent a false transition in the case when the same key is used in different states. At the same time, the first 15 and second 16 elements are also locked.

scrap logical zero from the direct output of the trigger 17.

As soon as the signal M becomes equal to logical zero (i.e., the key is released), upon receipt of the clock input, the fourth element And 18 will open and the signal of the logical unit will come from its output (via the circuit: the second element OR 13 - delay element 14 ) to the gate input of the counter 8. The signal of the logical unit from the output of the delay element 14 will go to the installation input of the trigger 17, drive it to the unit state.

Next, the operation of the device is the same as described (see the first case).

Thus, at each moment of time, the proposed device is not in one of its possible states. The current state code is recorded in register 7 and assigned to the information outputs of the device. With the keys unpressed, those KEYS of the device are displayed that can be pressed by the operator in the current state to change this current state. When you press one of the displayed keys, a transition occurs to the new current state corresponding to the key pressed. In this case, control pulses are sent to the control output of the device. After releasing the keys, keys are displayed that can be used to change the new current state. Pressing unindicated keys is ignored by the device.

Claims (1)

Invention Formula A device for entering information containing a matrix of switching elements, a first decoder, a multiplexer, two memory blocks, a pulse generator, and a counter whose outputs are connected to the address inputs of the second memory block, the outputs of the group of which are connected to the inputs of the first decoder whose outputs are connected by horizontal buses with lower-level inputs of the matrix of switching elements, the outputs of which are connected to the information inputs of the multiplexer, which is so that, in order to increase the reliability five 20 25 thirty 35 40 45 devices with multi-step input by reducing the probability of operator error, the register, the second decoder, the matrix indicator, the waiting multivibrator, the trigger, two OR elements, four AND elements, and the delay element, whose code is connected to the strobing input, are entered into the device. the counter and the S-input of the trigger, the direct output of which is connected to the first inputs of the first and second AND elements, the outputs of which are connected respectively to the counting input of the counter and the first input of the second OR element, the output of which is connected to the input of the delay element, the output of the pulse 1eV generator is connected to the second inputs of the first, second, third and fourth elements And, the outputs of the third group of the second memory block are connected to the inputs of the second decoder, the outputs of which are connected to the vertical buses of the matrix indicator and the address inputs of the multiplexer, the output of which connected to the first input of the first OR element and the input of the waiting multivibrate ora, the output of which is connected to the second input of the first OR element, whose output is connected to the third inputs of the first The second And elements and the first inputs of the Third and Four elements And, the output of the third element And are connected to the R input of the trigger, the gate input of the register and is the control output of the device, the outputs of the first group of the second memory block are connected to the information inputs of the register the outputs of which are connected to the address inputs of the first memory block and are informational outputs of the device, the outputs of the first memory block are connected to the installation inputs of the counter, the output of the second memory block is connected to quarter inputs first and second AND gates, horizontal bus matrix display connected to the outputs of the first decoder, an inverse output of the flip-flop is coupled to a third input of the fourth. This element AND, the reset input reg; Istra is combined with the second input of the second OR element and is the device reset input, the output of the fourth element 55 AND is connected to the third input of the second OR element. 50