SU1228133A1 - Alarm signalling system - Google Patents

Abstract

The purpose of the invention is to expand the functionality of the device by ensuring that the process of interrogating sensors is stopped when one of them is triggered, as well as one of certain sensors. The device contains a pulse generator, an And element, a counter, a sensor, a multiplexer, a decoder, a button, indicators, a delay element, a trigger, and can be supplemented by a logic unit. In the initial state, the pulses from the output of the pulse generator through the element I are fed to the counting input of the counter, which by means of the multiplexer ensures the alternate oprhc of the sensors, the normal state, which does not cause changes in the state of the device elements. When any sensor is triggered, the signal from the output of the multiplexer switches the trigger, -blocking the signal from the output of the pulse generator to the counter, the interrogation process is terminated. At the same time, the permitting inputs of the decoder receive an enable signal from the output of the delay element and from the output of the multiplexer. Information corresponding to the number of the activated sensor passes to the output of the decoder and then to the corresponding indicator. After eliminating the alarm and pressing the button, the device returns to its original state. If necessary, the logic block interrupts the process of polling the sensors when not any sensor is triggered, but only certain predefined ones, when the logic block triggers, the logic unit generates a signal switching the trigger. 2 hp f-ly. 3 il. Ate to N5 00 with GO

Description

"

This invention relates to signaling and can be used in the metallurgical, chemical, energy, and other industries.

The purpose of the invention is to expand the functionality of the device by ensuring that the process of interrogating sensors is stopped when one of them triggers, as well as one of certain sensors.

Figure 1 shows a block diagram of an alarm device, in which an alarm is provided and the process of interrogating sensors is stopped when any one of them triggers; FIG. 3 shows the same when one of the defined, predetermined sensors is triggered. FIG. 3 is a block diagram of a logic unit.

The device contains a pulse generator 1, an AND 2 element, a counter 3, sensors 4, a multiplexer 5, a decoder 6, a button 7, indicators 8, a delay element 9, a trigger 10 and can be supplemented by logic block 11 (FIG. 2), which contains the element IL 12, the element NOT 13 and the elements AND 14.1

The device works as follows. ,

In the initial state, by pressing the button 7 (reset), the trigger 10 is set to state 1, and the counter 3 is reset to O. At the same time, the pulses from the output of the generator 1 of the pulses go through element 2 to the counter input 3 and through element 9 of delay 9 The first building input of the decoder 6. From the outputs of counter 3, the signals arrive at the address inputs of multiplexer 5 and the information inputs of the decoder 6. In accordance with the information supplied to the address inputs of multiplexer 5, the sensors 4 are alternately polled and the signals from their outputs are alternatelyThey are passed to the output of multiplexer 5 and then to the second input of the trigger 10 and the second gate input of the decoder. In the normal state of sensors 4, the signal from the output of multiplexer 5 does not change the state of trigger 10 and prohibits the operation of the decoder 6,

In the event of an accident, one of the sensors 4 is triggered, and at the time of its polling a signal at the output of the multiplexer 5

.

five

tO

is 20

25

55

35

45

50

332

changes its logical value, which leads to switching of the trigger 10 to the state O and, therefore, blocking the element AND 2. The pulses are not received at the counting input of the counter 3, the process of polling the sensors 4 is interrupted. At the same time, the second gate input of the decoder 6 enables the signal from the output of multiplexer 5, and the second - delayed by delay element 9 from the output of element 2. The information supplied to the information inputs of the decoder 6 and the corresponding address of the activated sensor 4 is fed through the decoder 6 to the input of the indicator 8 corresponding to the number of the activated sensor. This state of the device is saved until the alarm is cleared and button 7 is pressed.

To ensure that the process of polling the sensors 4 is stopped when not any, but only certain sensors 4 are triggered, the logic block 11 is designed (Fig. 2 and 3). In this case, an alarm at the output of logic unit 11 appears and interrupts the process of polling sensors 4 only if certain predefined sensors 4 are triggered.

. For example, to interrupt the polling process when the first, fifth, or seventh sensors 4 are triggered, which corresponds to codes 100, 101 and 111 at the output of counter 3, the first input of logic unit 11 is connected to the output of multiplexer 5, and the second, third, fourth and n The second inputs are with the second, first, second, and third outputs of counter 3, respectively.

When, for example, the fifth sensor is triggered, the signal 1 is fed to the first, third and fifth inputs of the logic unit 11. The remaining inputs of its sensor are O. At the same time (FIG. 3), the signal O is NOT 13 inverted into 1, which through the element OR 12 is fed to the first input element And 15, to the second input of which signal 1 comes from the first input of the logic unit 11, and the third - from the third input of the logic unit. The output of logic block 11 (output elements And 15) appears signal 1, which arrives at the first input of the trigger 10 and switches it. In the future, the operation of the device is similar to

a device that does not contain a logical block 11 (figure 1).

Claims (3)

1. A device for alarm containing a counter, the outputs of which are connected to the corresponding information inputs of the decoder and the address inputs of the multiplexer, the information inputs of which are connected to the outputs of the corresponding sensors, pulse generator, trigger, element I, indicators by the number of sensors and the button, t - In order to expand the functionality of the device by stopping the process of polling the sensors, when one of them triggers, a delay element is inserted into it and whose input is connected to the output of the element I and to the counting input of the counter- meter, and the output to the first gate input of the decoder, the outputs of which are connected to the corresponding indicators, the output of the multiplexer is connected to the second gate input of the decoder and to the first input of the trigger The output of which is connected to the first input of the element I, the second input of which is connected to the output of the pulse generator, the button connecting on with the second trigger input and the meter input to the zero. 2. The device according to claim 1, that is, in order to expand the functionality of the device by ensuring that the process of polling the sensors is stopped when one of the defined sensors is triggered, a logical block, the first input and the output of which is included in the break of communication between the output of the multiplexer and the first input of the trigger, the second, third, fourth, and fifth inputs of the logical unit (of the common unit connected to the corresponding outputs of the counter. 3. The device according to claim 2, characterized in that the logic unit is executed on two AND elements, the OR element and the NOT element, the input of which is the second input of the logic unit, and the output is connected to. the first input of the OR element, the output of which is connected to the first input of the first element AND, the second input of which is the first input of the logic unit, the third input - the third input of the logic unit, and the output of the first AND element is the output of the logic unit; the first input is the second input - The 30th element of AND is the fourth input of the logic block, the second input is the fifth input of the logic block, and the output is connected to the second input of the RSII element. (rig 2 Ilj fig.Z Editor N. Shvydka Compiled by V. Gusev Tehred M. Khodanych Proof-reader E. Roshkr Order 2289/51 Circulation 515 Subscription VNIIPI USSR State Committee for inventions and discoveries 113035, Moscow, Zh-35, Raushsk nab., 4/5 Production and printing company, Uzhgorod, st. Project, 4