SU1218456A1 - Diffierential discriminator - Google Patents

Abstract

The invention relates to a pulse technique and can be used to register weak and ultra-weak light fluxes in physics, atmospheric laser sensing, astronomy, space research, etc. The purpose of the invention is to expand the functionality. The device contains a threshold block 1 of the upper level, counting triggers 2 and 6, a block 3 of arithmetic subtraction, a threshold block 4 of the lower level and a line 5 of the time delay. The introduction of counting triggers, an arithmetic subtraction unit, and the execution of an element of the reference time interval in the form of a time delay line allow recording voltage pulses in a given amplitude range. 2 Il. Log Ll od

Description

The invention relates to a pulse technique and can be used to register weak and super-weak light fluxes in physics, atmospheric laser sensing, astronomy, space research, spectroscopy, etc.

The aim of the invention is to extend the functionality by registering voltage pulses in a predetermined amplitude range.

FIG. 1 shows a block diagram of a differential discriminator; in fig. 2 - timing charts of the device.

The discriminator contains an upper level comparator 1, a first counting trigger 2, an arithmetic subtraction unit 3, a low level comparator 4, a time delay line 5, a second counting trigger 6.

The inputs of the Comparators 1 and 4 are connected to the input of the device. The output of the comparator 1 is connected via the first counting trigger 2 to the first input of the subtraction unit 3. The output of the comparator 4 through the time delay line 5 and the second counting trigger 6 is connected to the second input of the arithmetic subtraction unit 3. The output of block 3 is the output of the discriminator.

The discriminator works as follows.

The input signal is fed to the input of the comparator 4 of the lower level and across the line 5 of the time delay, at a time interval equal to the length of the leading edge of the input pulse between the lower voltage level (LOW) of the comparator 4 and the upper level (WU) of the comparator 1 trigger 6.

Consider the case of the amplitude of the input impulse of the upper level of the VU voltage (pulse on the timing diagram, Fig. 2). The leading edges of the signals of the upper and lower levels appear at the inputs of the counting flip-flops 2 and 6 simultaneously and simultaneously transfer them to the opposite previous state. The output signals from their outputs go to the subtraction unit 3. Since the relative states of its inputs

218456 -2

have not changed, the output signal on the respiration unit 3 subtraction is also

not changed, i.e. although triggers 2 and 6 worked, the output signal

5 did not change, i.e. An input signal with an amplitude not meeting the conditions of discrimination has not been registered.

Consider the case when the amplitude of the input signal gets into the discrimination window (pulse S in the diagram), whose amplitude is greater than the lower level of the WL and less than the upper slave. In this case, only a low level comparator is triggered and translates trigger 6 into the opposite previous state. The difference of the signals at the input of the subtraction unit 3 causes a change in its output

20 states, i.e. An input signal with such an amplitude has been registered. If a pulse with an amplitude greater than the discrimination window (pulse b on the diagram) is received again, then both comparators 1 and 4 will work again, both triggers 2 and 6 will change their state, the output signal of block 3 will not change, t . the specified pulse will not register 30 s.

Claims (1)

Invention Formula Differential discriminator, , j the content of the upper and the lower voltage level comparators, the inputs of which are connected to the discriminator input, and the element of the reference time interval, different 4Q by the fact that, in order to expand the functional capabilities by registering voltage pulses in a given amplitude range, the first and second counting triggers and . the ari4 subtraction block, and the element of the reference time interval are made as a time delay line, with the output of the upper voltage level comparator through - the first counting trigger is connected to, the first INPUTCH4 of the arithmetic subtraction unit, and the output of the low-level comparator voltage through a series-connected time delay line and the second one 55 The trigger is connected to the second input of the arithmetic subtraction unit. ipuf.Z