SU1035801A1 - Versions of inverter - Google Patents

Abstract

I. Inverter, containing input and output wedges, power supply bus, common bus, control and load MOS-. transistors, a capacitor, and a ding, connected between the common length and the first cover of the co-capacitor, characterized in that, with a speed chain, a bipolar transistor is added to it, the emitter of which is connected to the common bus, the collector is connected to the input bus, and the base is connected to the anode of the diode and the first shell, as well as the condenser, the second lining of which is connected to the input bus. 2. The inverter, the input and output busbar, the power bus, the common control and load MDP transistors, the capacitor and the diode switched on by the bus and the first capacitor plate, and in order to increase speed, there is a substrate, a control (O of the transistor is connected to the anode C of the diode and to the first frame, the sensor, the second lining of which is connected to the input bus.

Description

oo sp

00 The invention relates to the k-pulse technique can be used when creating high-speed digital devices for various purposes. A limescale inverter on MIS-tracts, containing two MIS transistors with p-type fluxed channels, while one MOS transistor is a controller and the other includes a control MOS transistor in the drain circuit and performs the role; load resistor. The substrate of the load MDP-grass resistor is connected to a common bus ft D. The closest to the present invention is an inverter containing control and load MOS transistors, and a TaitKe circuit that mixes the substrate on a capacitor and two C2 diodes. A disadvantage of the known devices is Poor performance. Invention - increased fast action of the inverter. The goal is achieved by the fact that an inverter, a capacitor and a diode connected between the common bus and the first capacitor plate, is additionally inserted into the inverter containing the input and output buses, the power bus, a capacitor, and a diode connected to the common capacitor plate. connected to a common bus, collector - to the input bus. And the base to the diode anode and the first capacitor plate, the second plate of which is connected to the input shmnoy ... According to the second variant, the substrate of the control transistor is connected to the diode anode and to the first capacitor plate, the second cover of which is connected to the input busbar. FIG. I presents the electrical of the proposed device, made in accordance with the first embodiment; in fig. 2 shows the electrical circuit of the device according to the second embodiment (FIG. 1). The inverter (Fig. I) contains. load I and control 2 MAP transistors, capacitor 3, diode 4, input 5 and output 6 bus, power supply bus 7, common bus 8 and bipolar transistor 9 The device (Fig. 2) contains a load 1 and a control 2 MIS transistors, a capacitor 3, a diode 4, an input 5 and an output 6 bus, a power bus 7 and a common bus 8. In the first embodiment, the inverter works as follows. The input signal of negative polarity is simultaneously supplied to the gate of transistor 2 and through capacitor 3 to b (to the transistor 9 of the circuit. Since bipolar transistor 9 is characterized by a higher response speed than MOS transistor 2, the first transistor 9 is open and is in the open state only during the action of the leading edge of the control signal. Then transistor 2 is turned off, and transistor 9 is closed. Thus, the simultaneous supply of the input signal to the gate of the MOS transistor 2 and to the base of the bipolar transistor Ora 9 leads to a decrease in the inverter switching times and, consequently, to an increase in its speed, the device according to the second embodiment operates as follows: The input signal of negative polarity is applied simultaneously to the gate of the control transistor 2 and to its substrate, while the signal is supplied to the substrate, a differentiated circuit formed by a capacitor 3 and a p-and-junction resistance of the source-substrate of the transistor 2. When the control signal is applied to the substrate of the 2-p-transistor, the source-substrate is mixed in downstream dfki and injects into the substrate, then extracted p -.. n junction and stokpodlo claim ie occurs amplifying mechanism similar to the mechanism of the bipolar transistor. Since the input signal to the substrate is supplied through the capacitor 3, the specified amplification mechanism from the MIS transistor 2 takes place only during the action of the negative edge of the control signal and leads to a decrease in the input resistance of the transistor 2. The control in the static mode is carried out only by the gate of transistor 2 which is characterized by a large input impedance and has a low power consumption of the signal source. Thus, the simultaneous control of the MOS transistor both on the gate and on the substrate leads to a decrease in the constant time of the control circuit at the moment of switching and, consequently, to an increase in the speed of the inverter. The diode in the first and second versions of the implementation of the 1-cverter serves to reduce the time constant of the capacitor discharge circuit.

s

liP

Ft.2

Claims (2)

I. An inverter containing an input and output bus, a power bus, a common bus, a control and load TIR -. between the common bus and the first capacitor plate, characterized in that, in order to improve performance, a bipolar transistor is added to it, the emitter of which is connected to the common bus, the collector to the input bus, and the base to the diode anode and the first capacitor plate , the second lining of which is connected to the input bus. 2. An inverter containing an input and output bus, a power bus, a common bus, a control and load MIS transistors, a capacitor and a diode connected between the common bus and the first capacitor plate, which differs in that, in order to improve performance, in it, the substrate of the control transistor is connected to the anode of the diode and to the first lining of the capacitor, the second lining of which is connected to