SG80082A1 - Printing sublithographic images using a shadow mandrel and off-axis exposure - Google Patents
Printing sublithographic images using a shadow mandrel and off-axis exposureInfo
- Publication number
- SG80082A1 SG80082A1 SG9905207A SG1999005207A SG80082A1 SG 80082 A1 SG80082 A1 SG 80082A1 SG 9905207 A SG9905207 A SG 9905207A SG 1999005207 A SG1999005207 A SG 1999005207A SG 80082 A1 SG80082 A1 SG 80082A1
- Authority
- SG
- Singapore
- Prior art keywords
- sublithographic
- shadow
- mandrel
- printing
- images
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/0035—Multiple processes, e.g. applying a further resist layer on an already in a previously step, processed pattern or textured surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
- H01L21/0274—Photolithographic processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
- H01L21/0279—Ionlithographic processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0332—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/20—Exposure; Apparatus therefor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/942—Masking
- Y10S438/944—Shadow
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/183,926 US6194268B1 (en) | 1998-10-30 | 1998-10-30 | Printing sublithographic images using a shadow mandrel and off-axis exposure |
Publications (1)
Publication Number | Publication Date |
---|---|
SG80082A1 true SG80082A1 (en) | 2001-04-17 |
Family
ID=22674871
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG9905207A SG80082A1 (en) | 1998-10-30 | 1999-10-21 | Printing sublithographic images using a shadow mandrel and off-axis exposure |
Country Status (5)
Country | Link |
---|---|
US (1) | US6194268B1 (zh) |
KR (1) | KR100323160B1 (zh) |
CN (1) | CN100407052C (zh) |
MY (1) | MY115933A (zh) |
SG (1) | SG80082A1 (zh) |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6862798B2 (en) | 2002-01-18 | 2005-03-08 | Hitachi Global Storage Technologies Netherlands B.V. | Method of making a narrow pole tip by ion beam deposition |
US6998332B2 (en) * | 2004-01-08 | 2006-02-14 | International Business Machines Corporation | Method of independent P and N gate length control of FET device made by sidewall image transfer technique |
DE102004041679B4 (de) * | 2004-08-20 | 2009-03-12 | Qimonda Ag | Verfahren zur lithgraphischen Herstellung einer Struktur in einer strahlungsempfindlichen Schicht und ein strukturiertes Halbleitersubstrat mit Oberflächenstruktur |
US7087532B2 (en) * | 2004-09-30 | 2006-08-08 | International Business Machines Corporation | Formation of controlled sublithographic structures |
JP4699140B2 (ja) * | 2005-08-29 | 2011-06-08 | 東京応化工業株式会社 | パターン形成方法 |
US7265013B2 (en) * | 2005-09-19 | 2007-09-04 | International Business Machines Corporation | Sidewall image transfer (SIT) technologies |
US7439144B2 (en) * | 2006-02-16 | 2008-10-21 | International Business Machines Corporation | CMOS gate structures fabricated by selective oxidation |
WO2008103374A2 (en) * | 2007-02-19 | 2008-08-28 | Mobile Access Networks Ltd. | Method and system for improving uplink performance |
US20110151190A1 (en) * | 2007-05-08 | 2011-06-23 | Jae-Hyun Chung | Shadow edge lithography for nanoscale patterning and manufacturing |
JP5144127B2 (ja) * | 2007-05-23 | 2013-02-13 | キヤノン株式会社 | ナノインプリント用のモールドの製造方法 |
TWI346350B (en) * | 2007-12-07 | 2011-08-01 | Nanya Technology Corp | Patterning method |
US7960096B2 (en) * | 2008-02-11 | 2011-06-14 | International Business Machines Corporation | Sublithographic patterning method incorporating a self-aligned single mask process |
US8105901B2 (en) * | 2009-07-27 | 2012-01-31 | International Business Machines Corporation | Method for double pattern density |
US8232198B2 (en) | 2010-08-05 | 2012-07-31 | International Business Machines Corporation | Self-aligned permanent on-chip interconnect structure formed by pitch splitting |
US8900988B2 (en) | 2011-04-15 | 2014-12-02 | International Business Machines Corporation | Method for forming self-aligned airgap interconnect structures |
US8890318B2 (en) | 2011-04-15 | 2014-11-18 | International Business Machines Corporation | Middle of line structures |
US9054160B2 (en) | 2011-04-15 | 2015-06-09 | International Business Machines Corporation | Interconnect structure and method for fabricating on-chip interconnect structures by image reversal |
US8822137B2 (en) | 2011-08-03 | 2014-09-02 | International Business Machines Corporation | Self-aligned fine pitch permanent on-chip interconnect structures and method of fabrication |
US20130062732A1 (en) | 2011-09-08 | 2013-03-14 | International Business Machines Corporation | Interconnect structures with functional components and methods for fabrication |
US9087753B2 (en) | 2012-05-10 | 2015-07-21 | International Business Machines Corporation | Printed transistor and fabrication method |
US10854455B2 (en) * | 2016-11-21 | 2020-12-01 | Marvell Asia Pte, Ltd. | Methods and apparatus for fabricating IC chips with tilted patterning |
GB201718897D0 (en) * | 2017-11-15 | 2017-12-27 | Microsoft Technology Licensing Llc | Superconductor-semiconductor fabrication |
US11024792B2 (en) * | 2019-01-25 | 2021-06-01 | Microsoft Technology Licensing, Llc | Fabrication methods |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3908263A (en) | 1974-11-14 | 1975-09-30 | Rca Corp | Separate interdigital electrodes without using any special photolithographic techniques |
JPS5939906B2 (ja) | 1978-05-04 | 1984-09-27 | 超エル・エス・アイ技術研究組合 | 半導体装置の製造方法 |
DE3103615A1 (de) * | 1981-02-03 | 1982-09-09 | Siemens AG, 1000 Berlin und 8000 München | Verfahren zur erzeugung von extremen feinstrukturen |
US4525919A (en) | 1982-06-16 | 1985-07-02 | Raytheon Company | Forming sub-micron electrodes by oblique deposition |
US4536942A (en) | 1982-12-09 | 1985-08-27 | Cornell Research Foundation, Inc. | Fabrication of T-shaped metal lines for semiconductor devices |
US4673960A (en) | 1982-12-09 | 1987-06-16 | Cornell Research Foundation, Inc. | Fabrication of metal lines for semiconductor devices |
US4551905A (en) | 1982-12-09 | 1985-11-12 | Cornell Research Foundation, Inc. | Fabrication of metal lines for semiconductor devices |
US4618510A (en) | 1984-09-05 | 1986-10-21 | Hewlett Packard Company | Pre-passivated sub-micrometer gate electrodes for MESFET devices |
US4599790A (en) * | 1985-01-30 | 1986-07-15 | Texas Instruments Incorporated | Process for forming a T-shaped gate structure |
US4687730A (en) | 1985-10-30 | 1987-08-18 | Rca Corporation | Lift-off technique for producing metal pattern using single photoresist processing and oblique angle metal deposition |
US4761464A (en) | 1986-09-23 | 1988-08-02 | Zeigler John M | Interrupted polysilanes useful as photoresists |
JPH03245527A (ja) | 1990-02-23 | 1991-11-01 | Rohm Co Ltd | 微細加工方法 |
US5173442A (en) * | 1990-07-23 | 1992-12-22 | Microelectronics And Computer Technology Corporation | Methods of forming channels and vias in insulating layers |
US5129991A (en) * | 1991-04-30 | 1992-07-14 | Micron Technology, Inc. | Photoelectron-induced selective etch process |
EP0512607B1 (en) | 1991-05-03 | 1997-07-16 | Koninklijke Philips Electronics N.V. | Method of manufacturing a semiconductor device using ion implantation |
US5185294A (en) | 1991-11-22 | 1993-02-09 | International Business Machines Corporation | Boron out-diffused surface strap process |
JPH05206025A (ja) | 1992-01-27 | 1993-08-13 | Rohm Co Ltd | 微細加工方法 |
US5610441A (en) * | 1995-05-19 | 1997-03-11 | International Business Machines Corporation | Angle defined trench conductor for a semiconductor device |
-
1998
- 1998-10-30 US US09/183,926 patent/US6194268B1/en not_active Expired - Fee Related
-
1999
- 1999-09-13 KR KR1019990038959A patent/KR100323160B1/ko not_active IP Right Cessation
- 1999-10-06 MY MYPI99004296A patent/MY115933A/en unknown
- 1999-10-14 CN CN991215206A patent/CN100407052C/zh not_active Expired - Fee Related
- 1999-10-21 SG SG9905207A patent/SG80082A1/en unknown
Also Published As
Publication number | Publication date |
---|---|
US6194268B1 (en) | 2001-02-27 |
MY115933A (en) | 2003-09-30 |
CN1253311A (zh) | 2000-05-17 |
CN100407052C (zh) | 2008-07-30 |
KR100323160B1 (ko) | 2002-02-04 |
KR20000047486A (ko) | 2000-07-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG80082A1 (en) | Printing sublithographic images using a shadow mandrel and off-axis exposure | |
EP1026543A4 (en) | ELECTRONIC STILL IMAGE CAMERA, IMMEDIATE IMAGE PRINTER AND IMMEDIATE IMAGE | |
GB2331729B (en) | Image forming apparatus | |
GB2321818B (en) | Print image positioning | |
AU1505699A (en) | Projection exposure method and projection aligner | |
AU1175799A (en) | Projection aligner and projection exposure method | |
HK1067185A1 (en) | A photo printing and developing apparatus | |
EP0853002A4 (en) | PRINTING DEVICE, PRINTING METHOD, IMAGE FORMING DEVICE, AND IMAGE FORMING METHOD | |
EP0858897A4 (en) | INK IMAGER | |
GB2338208B (en) | Image forming apparatus | |
EP0876260A4 (en) | IMAGING APPARATUS FOR EXPOSING PRINTING ELEMENT AND RELATED PRINTING ELEMENTS | |
HK1022534A1 (en) | Image forming apparatus | |
HK1023752A1 (en) | Tape printer and method for manufacturing tape printing image | |
EP0943970A4 (en) | DEVICE FOR GENERATING MULTIPLE IMAGES | |
GB9714134D0 (en) | Method and apparatus for actuating a shutter | |
AU6119199A (en) | A printing stencil and a method for preparation thereof | |
GB9414311D0 (en) | A transferred electron effect device | |
AU133927S (en) | Image forming apparatus | |
GB9808073D0 (en) | Image forming apparatus | |
EP1018673A4 (en) | IMAGING DEVICE | |
AU2001237764A1 (en) | Method and apparatus for generating a 3 dimension image on network | |
EP0710564A3 (en) | Image printing apparatus after processing | |
AU134115S (en) | Image forming apparatus | |
GB2324430B (en) | Image forming apparatus | |
GB2321549B (en) | A tape printing apparatus |