SG155038A1 - A multi-threaded packet processing engine for stateful packet processing - Google Patents
A multi-threaded packet processing engine for stateful packet processingInfo
- Publication number
- SG155038A1 SG155038A1 SG200601812-1A SG2006018121A SG155038A1 SG 155038 A1 SG155038 A1 SG 155038A1 SG 2006018121 A SG2006018121 A SG 2006018121A SG 155038 A1 SG155038 A1 SG 155038A1
- Authority
- SG
- Singapore
- Prior art keywords
- multiplicity
- packet processing
- tribe
- processing
- threads
- Prior art date
Links
- 238000013508 migration Methods 0.000 abstract 1
- 230000005012 migration Effects 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/30101—Special purpose registers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
- G06F9/3889—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute
- G06F9/3891—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute organised in groups of units sharing resources, e.g. clusters
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
- G06F9/485—Task life-cycle, e.g. stopping, restarting, resuming execution
- G06F9/4856—Task life-cycle, e.g. stopping, restarting, resuming execution resumption being on a different machine, e.g. task migration, virtual machine migration
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
- G06F9/485—Task life-cycle, e.g. stopping, restarting, resuming execution
- G06F9/4856—Task life-cycle, e.g. stopping, restarting, resuming execution resumption being on a different machine, e.g. task migration, virtual machine migration
- G06F9/4862—Task life-cycle, e.g. stopping, restarting, resuming execution resumption being on a different machine, e.g. task migration, virtual machine migration the task being a mobile agent, i.e. specifically designed to migrate
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multimedia (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Devices For Executing Special Programs (AREA)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US32563801P | 2001-09-28 | 2001-09-28 | |
US34168901P | 2001-12-17 | 2001-12-17 | |
US38827802P | 2002-06-13 | 2002-06-13 | |
PCT/US2002/030421 WO2003030012A1 (fr) | 2001-09-28 | 2002-09-24 | Moteur de traitement de paquets multiprocessus pour le traitement dynamique de paquets |
Publications (1)
Publication Number | Publication Date |
---|---|
SG155038A1 true SG155038A1 (en) | 2009-09-30 |
Family
ID=27406414
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG200601812-1A SG155038A1 (en) | 2001-09-28 | 2002-09-24 | A multi-threaded packet processing engine for stateful packet processing |
Country Status (5)
Country | Link |
---|---|
US (3) | US7360217B2 (fr) |
EP (1) | EP1436724A4 (fr) |
IL (3) | IL161107A0 (fr) |
SG (1) | SG155038A1 (fr) |
WO (1) | WO2003030012A1 (fr) |
Families Citing this family (67)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE60116318T2 (de) * | 2001-10-08 | 2006-08-31 | Alcatel | Verfahren zur Lastverteilung zwischen mehreren gemeinsamen Betriebsmitteln in einem Kommunikationsnetzwerk und Netzwerk zur Anwendung des Verfahrens |
US6820151B2 (en) * | 2001-10-15 | 2004-11-16 | Advanced Micro Devices, Inc. | Starvation avoidance mechanism for an I/O node of a computer system |
US7085846B2 (en) | 2001-12-31 | 2006-08-01 | Maxxan Systems, Incorporated | Buffer to buffer credit flow control for computer network |
US6934951B2 (en) * | 2002-01-17 | 2005-08-23 | Intel Corporation | Parallel processor with functional pipeline providing programming engines by supporting multiple contexts and critical section |
US20030202510A1 (en) * | 2002-04-26 | 2003-10-30 | Maxxan Systems, Inc. | System and method for scalable switch fabric for computer network |
US20040017813A1 (en) * | 2002-05-15 | 2004-01-29 | Manu Gulati | Transmitting data from a plurality of virtual channels via a multiple processor device |
US8015303B2 (en) * | 2002-08-02 | 2011-09-06 | Astute Networks Inc. | High data rate stateful protocol processing |
US8151278B1 (en) | 2002-10-17 | 2012-04-03 | Astute Networks, Inc. | System and method for timer management in a stateful protocol processing system |
US7814218B1 (en) | 2002-10-17 | 2010-10-12 | Astute Networks, Inc. | Multi-protocol and multi-format stateful processing |
US6981128B2 (en) * | 2003-04-24 | 2005-12-27 | International Business Machines Corporation | Atomic quad word storage in a simultaneous multithreaded system |
US7500239B2 (en) * | 2003-05-23 | 2009-03-03 | Intel Corporation | Packet processing system |
US7792963B2 (en) * | 2003-09-04 | 2010-09-07 | Time Warner Cable, Inc. | Method to block unauthorized network traffic in a cable data network |
US7664823B1 (en) * | 2003-09-24 | 2010-02-16 | Cisco Technology, Inc. | Partitioned packet processing in a multiprocessor environment |
US8892821B2 (en) * | 2003-12-10 | 2014-11-18 | International Business Machines Corporation | Method and system for thread-based memory speculation in a memory subsystem of a data processing system |
US7130967B2 (en) * | 2003-12-10 | 2006-10-31 | International Business Machines Corporation | Method and system for supplier-based memory speculation in a memory subsystem of a data processing system |
US7000048B2 (en) * | 2003-12-18 | 2006-02-14 | Intel Corporation | Apparatus and method for parallel processing of network data on a single processing thread |
US8051477B2 (en) * | 2004-04-19 | 2011-11-01 | The Boeing Company | Security state vector for mobile network platform |
US7496918B1 (en) * | 2004-06-01 | 2009-02-24 | Sun Microsystems, Inc. | System and methods for deadlock detection |
US7760637B1 (en) * | 2004-06-10 | 2010-07-20 | Alcatel Lucent | System and method for implementing flow control with dynamic load balancing for single channelized input to multiple outputs |
US7937709B2 (en) * | 2004-12-29 | 2011-05-03 | Intel Corporation | Synchronizing multiple threads efficiently |
US7903687B2 (en) * | 2005-04-01 | 2011-03-08 | International Business Machines Corporation | Method for scheduling, writing, and reading data inside the partitioned buffer of a switch, router or packet processing device |
US7881332B2 (en) * | 2005-04-01 | 2011-02-01 | International Business Machines Corporation | Configurable ports for a host ethernet adapter |
US7706409B2 (en) * | 2005-04-01 | 2010-04-27 | International Business Machines Corporation | System and method for parsing, filtering, and computing the checksum in a host Ethernet adapter (HEA) |
US20060221953A1 (en) * | 2005-04-01 | 2006-10-05 | Claude Basso | Method and apparatus for blind checksum and correction for network transmissions |
US7492771B2 (en) * | 2005-04-01 | 2009-02-17 | International Business Machines Corporation | Method for performing a packet header lookup |
US7697536B2 (en) * | 2005-04-01 | 2010-04-13 | International Business Machines Corporation | Network communications for operating system partitions |
US7508771B2 (en) * | 2005-04-01 | 2009-03-24 | International Business Machines Corporation | Method for reducing latency in a host ethernet adapter (HEA) |
US7634622B1 (en) | 2005-06-14 | 2009-12-15 | Consentry Networks, Inc. | Packet processor that generates packet-start offsets to immediately store incoming streamed packets using parallel, staggered round-robin arbitration to interleaved banks of memory |
US8156259B2 (en) | 2005-07-21 | 2012-04-10 | Elliptic Technologies Inc. | Memory data transfer method and system |
US20070168377A1 (en) * | 2005-12-29 | 2007-07-19 | Arabella Software Ltd. | Method and apparatus for classifying Internet Protocol data packets |
US8645960B2 (en) * | 2007-07-23 | 2014-02-04 | Redknee Inc. | Method and apparatus for data processing using queuing |
US8059650B2 (en) * | 2007-10-31 | 2011-11-15 | Aruba Networks, Inc. | Hardware based parallel processing cores with multiple threads and multiple pipeline stages |
US8838817B1 (en) * | 2007-11-07 | 2014-09-16 | Netapp, Inc. | Application-controlled network packet classification |
US8365045B2 (en) * | 2007-12-10 | 2013-01-29 | NetCee Systems, Inc. | Flow based data packet processing |
WO2009076654A1 (fr) | 2007-12-12 | 2009-06-18 | University Of Washington | Multitraitement déterministe |
US8566833B1 (en) | 2008-03-11 | 2013-10-22 | Netapp, Inc. | Combined network and application processing in a multiprocessing environment |
EP2266026A4 (fr) * | 2008-03-11 | 2012-01-11 | Univ Washington | Multitraitement déterministe efficace |
US20100161853A1 (en) * | 2008-12-22 | 2010-06-24 | Curran Matthew A | Method, apparatus and system for transmitting multiple input/output (i/o) requests in an i/o processor (iop) |
US8656397B2 (en) * | 2010-03-30 | 2014-02-18 | Red Hat Israel, Ltd. | Migrating groups of threads across NUMA nodes based on remote page access frequency |
US8904154B2 (en) | 2010-04-16 | 2014-12-02 | Massachusetts Institute Of Technology | Execution migration |
US8453120B2 (en) | 2010-05-11 | 2013-05-28 | F5 Networks, Inc. | Enhanced reliability using deterministic multiprocessing-based synchronized replication |
US9336146B2 (en) * | 2010-12-29 | 2016-05-10 | Empire Technology Development Llc | Accelerating cache state transfer on a directory-based multicore architecture |
EP2671207B1 (fr) * | 2011-02-03 | 2019-01-02 | L-3 Communications Corporation | Architecture de traitement graphique destinée à une fpga |
US8566494B2 (en) * | 2011-03-31 | 2013-10-22 | Intel Corporation | Traffic class based adaptive interrupt moderation |
KR101892273B1 (ko) * | 2011-10-12 | 2018-08-28 | 삼성전자주식회사 | 스레드 프로그레스 트래킹 방법 및 장치 |
EP2867769A4 (fr) | 2012-06-29 | 2016-12-21 | Intel Corp | Procédés et systèmes d'identification et de migration de processus élémentaires parmi des noeuds de système sur la base de mesures de performances du système |
US9621633B2 (en) * | 2013-03-15 | 2017-04-11 | Intel Corporation | Flow director-based low latency networking |
TWI575566B (zh) | 2014-02-24 | 2017-03-21 | 東京威力科創股份有限公司 | 與光敏化化學放大光阻化學品及程序一起使用的方法及技術 |
US9483272B2 (en) * | 2014-09-30 | 2016-11-01 | Freescale Semiconductor, Inc. | Systems and methods for managing return stacks in a multi-threaded data processing system |
US10079695B2 (en) | 2015-10-28 | 2018-09-18 | Citrix Systems, Inc. | System and method for customizing packet processing order in networking devices |
US10541946B1 (en) | 2016-01-30 | 2020-01-21 | Innovium, Inc. | Programmable visibility engines |
US10447578B1 (en) * | 2016-03-02 | 2019-10-15 | Innovium, Inc. | Redistribution policy engine |
US11075847B1 (en) | 2017-01-16 | 2021-07-27 | Innovium, Inc. | Visibility sampling |
US10735339B1 (en) | 2017-01-16 | 2020-08-04 | Innovium, Inc. | Intelligent packet queues with efficient delay tracking |
US10929140B2 (en) | 2017-11-30 | 2021-02-23 | International Business Machines Corporation | Scalable dependency matrix with a single summary bit in an out-of-order processor |
US10564976B2 (en) | 2017-11-30 | 2020-02-18 | International Business Machines Corporation | Scalable dependency matrix with multiple summary bits in an out-of-order processor |
US10572264B2 (en) | 2017-11-30 | 2020-02-25 | International Business Machines Corporation | Completing coalesced global completion table entries in an out-of-order processor |
US10922087B2 (en) | 2017-11-30 | 2021-02-16 | International Business Machines Corporation | Block based allocation and deallocation of issue queue entries |
US10942747B2 (en) | 2017-11-30 | 2021-03-09 | International Business Machines Corporation | Head and tail pointer manipulation in a first-in-first-out issue queue |
US10884753B2 (en) | 2017-11-30 | 2021-01-05 | International Business Machines Corporation | Issue queue with dynamic shifting between ports |
US10901744B2 (en) | 2017-11-30 | 2021-01-26 | International Business Machines Corporation | Buffered instruction dispatching to an issue queue |
US10802829B2 (en) | 2017-11-30 | 2020-10-13 | International Business Machines Corporation | Scalable dependency matrix with wake-up columns for long latency instructions in an out-of-order processor |
US10564979B2 (en) | 2017-11-30 | 2020-02-18 | International Business Machines Corporation | Coalescing global completion table entries in an out-of-order processor |
US11210104B1 (en) * | 2020-09-11 | 2021-12-28 | Apple Inc. | Coprocessor context priority |
US11621904B1 (en) | 2020-11-06 | 2023-04-04 | Innovium, Inc. | Path telemetry data collection |
US11784932B2 (en) | 2020-11-06 | 2023-10-10 | Innovium, Inc. | Delay-based automatic queue management and tail drop |
CN113515502B (zh) * | 2021-07-14 | 2023-11-21 | 重庆度小满优扬科技有限公司 | 数据迁移方法、装置、设备以及存储介质 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2001016698A2 (fr) * | 1999-09-01 | 2001-03-08 | Intel Corporation | Instructions de reference de memoire pour micro-moteurs a processeur a architecture parallele multifiliere |
WO2001016702A1 (fr) * | 1999-09-01 | 2001-03-08 | Intel Corporation | Ensemble de registres utilise dans une architecture de processeurs multifiliere paralleles |
WO2001048606A2 (fr) * | 1999-12-28 | 2001-07-05 | Intel Corporation | Signalisation par filieres dans des processeurs reseau mulitfilieres |
WO2001097469A2 (fr) * | 2000-06-14 | 2001-12-20 | Sun Microsystems, Inc. | Planificateur d'emission de paquets |
US20020065864A1 (en) * | 2000-03-03 | 2002-05-30 | Hartsell Neal D. | Systems and method for resource tracking in information management environments |
US20020116587A1 (en) * | 2000-12-22 | 2002-08-22 | Modelski Richard P. | External memory engine selectable pipeline architecture |
Family Cites Families (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5260935A (en) * | 1991-03-01 | 1993-11-09 | Washington University | Data packet resequencer for a high speed data switch |
US5485173A (en) * | 1991-04-01 | 1996-01-16 | In Focus Systems, Inc. | LCD addressing system and method |
AU6092894A (en) * | 1993-01-21 | 1994-08-15 | Apple Computer, Inc. | Apparatus and method for backing up data from networked computer storage devices |
IT1288076B1 (it) * | 1996-05-30 | 1998-09-10 | Antonio Esposito | Multicalcolatore elettronico numerico parallelo multiprocessore a ridondanza di processori accoppiati |
US5872941A (en) * | 1996-06-05 | 1999-02-16 | Compaq Computer Corp. | Providing data from a bridge to a requesting device while the bridge is receiving the data |
US6298386B1 (en) * | 1996-08-14 | 2001-10-02 | Emc Corporation | Network file server having a message collector queue for connection and connectionless oriented protocols |
US6349297B1 (en) * | 1997-01-10 | 2002-02-19 | Venson M. Shaw | Information processing system for directing information request from a particular user/application, and searching/forwarding/retrieving information from unknown and large number of information resources |
US6064987A (en) * | 1997-03-21 | 2000-05-16 | Walker Digital, Llc | Method and apparatus for providing and processing installment plans at a terminal |
US6035348A (en) * | 1997-06-30 | 2000-03-07 | Sun Microsystems, Inc. | Method for managing multiple ordered sets by dequeuing selected data packet from single memory structure |
US6330584B1 (en) * | 1998-04-03 | 2001-12-11 | Mmc Networks, Inc. | Systems and methods for multi-tasking, resource sharing and execution of computer instructions |
US6111673A (en) * | 1998-07-17 | 2000-08-29 | Telcordia Technologies, Inc. | High-throughput, low-latency next generation internet networks using optical tag switching |
US6243778B1 (en) * | 1998-10-13 | 2001-06-05 | Stmicroelectronics, Inc. | Transaction interface for a data communication system |
US6560629B1 (en) * | 1998-10-30 | 2003-05-06 | Sun Microsystems, Inc. | Multi-thread processing |
US7257814B1 (en) * | 1998-12-16 | 2007-08-14 | Mips Technologies, Inc. | Method and apparatus for implementing atomicity of memory operations in dynamic multi-streaming processors |
US6542921B1 (en) * | 1999-07-08 | 2003-04-01 | Intel Corporation | Method and apparatus for controlling the processing priority between multiple threads in a multithreaded processor |
US6674720B1 (en) * | 1999-09-29 | 2004-01-06 | Silicon Graphics, Inc. | Age-based network arbitration system and method |
US7042887B2 (en) * | 2000-02-08 | 2006-05-09 | Mips Technologies, Inc. | Method and apparatus for non-speculative pre-fetch operation in data packet processing |
US20020095400A1 (en) * | 2000-03-03 | 2002-07-18 | Johnson Scott C | Systems and methods for managing differentiated service in information management environments |
US20020120741A1 (en) * | 2000-03-03 | 2002-08-29 | Webb Theodore S. | Systems and methods for using distributed interconnects in information management enviroments |
US6831893B1 (en) * | 2000-04-03 | 2004-12-14 | P-Cube, Ltd. | Apparatus and method for wire-speed classification and pre-processing of data packets in a full duplex network |
US7093109B1 (en) * | 2000-04-04 | 2006-08-15 | International Business Machines Corporation | Network processor which makes thread execution control decisions based on latency event lengths |
EP1299801B1 (fr) | 2000-06-12 | 2010-12-29 | MIPS Technologies, Inc. | Procede et appareil de mise en oeuvre d'une atomicite d'operations de memoire dans des processeurs multi-flux dynamiques |
US7222268B2 (en) * | 2000-09-18 | 2007-05-22 | Enterasys Networks, Inc. | System resource availability manager |
US7080238B2 (en) * | 2000-11-07 | 2006-07-18 | Alcatel Internetworking, (Pe), Inc. | Non-blocking, multi-context pipelined processor |
US7131125B2 (en) * | 2000-12-22 | 2006-10-31 | Nortel Networks Limited | Method and system for sharing a computer resource between instruction threads of a multi-threaded process |
US7095715B2 (en) * | 2001-07-02 | 2006-08-22 | 3Com Corporation | System and method for processing network packet flows |
US7114011B2 (en) * | 2001-08-30 | 2006-09-26 | Intel Corporation | Multiprocessor-scalable streaming data server arrangement |
US6981110B1 (en) * | 2001-10-23 | 2005-12-27 | Stephen Waller Melvin | Hardware enforced virtual sequentiality |
-
2002
- 2002-09-24 IL IL16110702A patent/IL161107A0/xx unknown
- 2002-09-24 SG SG200601812-1A patent/SG155038A1/en unknown
- 2002-09-24 WO PCT/US2002/030421 patent/WO2003030012A1/fr active Application Filing
- 2002-09-24 US US10/254,377 patent/US7360217B2/en not_active Expired - Fee Related
- 2002-09-24 EP EP02780352A patent/EP1436724A4/fr not_active Withdrawn
-
2004
- 2004-03-25 IL IL161107A patent/IL161107A/en not_active IP Right Cessation
-
2005
- 2005-06-14 US US11/152,879 patent/US20050243734A1/en not_active Abandoned
-
2007
- 2007-07-19 IL IL184739A patent/IL184739A/en not_active IP Right Cessation
-
2010
- 2010-01-29 US US12/697,099 patent/US20100202292A1/en not_active Abandoned
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2001016698A2 (fr) * | 1999-09-01 | 2001-03-08 | Intel Corporation | Instructions de reference de memoire pour micro-moteurs a processeur a architecture parallele multifiliere |
WO2001016702A1 (fr) * | 1999-09-01 | 2001-03-08 | Intel Corporation | Ensemble de registres utilise dans une architecture de processeurs multifiliere paralleles |
WO2001048606A2 (fr) * | 1999-12-28 | 2001-07-05 | Intel Corporation | Signalisation par filieres dans des processeurs reseau mulitfilieres |
US20020065864A1 (en) * | 2000-03-03 | 2002-05-30 | Hartsell Neal D. | Systems and method for resource tracking in information management environments |
WO2001097469A2 (fr) * | 2000-06-14 | 2001-12-20 | Sun Microsystems, Inc. | Planificateur d'emission de paquets |
US20020116587A1 (en) * | 2000-12-22 | 2002-08-22 | Modelski Richard P. | External memory engine selectable pipeline architecture |
Also Published As
Publication number | Publication date |
---|---|
IL161107A0 (en) | 2004-08-31 |
IL184739A (en) | 2009-09-01 |
US7360217B2 (en) | 2008-04-15 |
EP1436724A1 (fr) | 2004-07-14 |
US20050243734A1 (en) | 2005-11-03 |
EP1436724A4 (fr) | 2007-10-03 |
US20100202292A1 (en) | 2010-08-12 |
IL184739A0 (en) | 2007-12-03 |
IL161107A (en) | 2010-03-28 |
WO2003030012A1 (fr) | 2003-04-10 |
US20030069920A1 (en) | 2003-04-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG155038A1 (en) | A multi-threaded packet processing engine for stateful packet processing | |
ATE339724T1 (de) | Datenzuweisung zu threads in einem multi-threaded netzwerkprozessor | |
DE60239227D1 (de) | Verfahren und gerät, um kommunikationsverbindungen mit einem fern dma zugriff protokol zu integrieren | |
WO2005103887A3 (fr) | Méthodes et dispositifs pour régler l’optimisation de carte sur extension multi-scalaire | |
DE60223394D1 (de) | Verfaren und vorrichtung zum einteilen von anforderungen für einen dynamischen direktzugriffsspeicherbaustein | |
DE60316774D1 (de) | Verkettung von mehrfadenprozessorkernen zur bearbeitung von datenpaketen | |
AU2003223374A1 (en) | Registers for data transfers within a multithreaded processor | |
CA2050129A1 (fr) | Arbitrage dynamique a partage de cycles pour bus | |
EP1435044A4 (fr) | Procede et appareil de planification de demandes au moyen d'etapes ordonnees de criteres de planification | |
WO2001075589A3 (fr) | Procede et outil de creation de ressources | |
WO2001016782A3 (fr) | Architecture de processeurs paralleles | |
HK1072996A1 (en) | Dynamic storage device pooling in a computer system | |
ATE266884T1 (de) | Hochgeschwindigkeits-prozessorsystem, verfahren zu dessen verwendung und aufzeichnungsmedium | |
CA2331313A1 (fr) | Module de communications a ressources reconfigurables | |
WO2002101566A3 (fr) | Interface e/s flexible et procede pour creer une interface commune vers un noyau de traitement | |
IL165987A0 (en) | Data processing system having external and internal instruction sets | |
EP0312764A3 (fr) | Processeur de données comportant plusieurs unités d'exécution pour traiter plusieurs classes d'instructions en parallèle | |
ATE454014T1 (de) | Bilddatenstruktur für direkten speicherzugriff | |
WO2005106701A3 (fr) | Maintien de l'integrite des donnees dans un environnement reparti | |
JP2002163238A5 (fr) | ||
AU2002245564A1 (en) | System, method and computer program product for storing data in a databa using a multi-thread shared memory message queue buffer | |
CA2407610A1 (fr) | Procede d'attribution de travail dans un procede de traitement en parallele et procede de traitement en parallele correspondant | |
TW333628B (en) | Method, processor and computer system for interrupt control used for different lengths of commands that the interrupt command can be correctly executed. | |
EP1496445A3 (fr) | Système multiprocesseur avec une mémoire de programme commun | |
WO2002008913A3 (fr) | Arbitre de ressources de memoire destine a plusieurs reseaux de portes |