SG112021A1 - Real time data stream processor - Google Patents

Real time data stream processor

Info

Publication number
SG112021A1
SG112021A1 SG200406246A SG200406246A SG112021A1 SG 112021 A1 SG112021 A1 SG 112021A1 SG 200406246 A SG200406246 A SG 200406246A SG 200406246 A SG200406246 A SG 200406246A SG 112021 A1 SG112021 A1 SG 112021A1
Authority
SG
Singapore
Prior art keywords
real time
data stream
time data
stream processor
processor
Prior art date
Application number
SG200406246A
Other languages
English (en)
Inventor
Peter Dean Swartz
Ramesh Dandapani
Xu Dong
Original Assignee
Genesis Microchip Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Genesis Microchip Inc filed Critical Genesis Microchip Inc
Publication of SG112021A1 publication Critical patent/SG112021A1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0117—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving conversion of the spatial resolution of the incoming video signal
    • H04N7/012—Conversion between an interlaced and a progressive signal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2370/00—Aspects of data communication
    • G09G2370/04—Exchange of auxiliary data, i.e. other than image data, between monitor and graphics controller
    • G09G2370/045—Exchange of auxiliary data, i.e. other than image data, between monitor and graphics controller using multiple communication channels, e.g. parallel and serial
    • G09G2370/047—Exchange of auxiliary data, i.e. other than image data, between monitor and graphics controller using multiple communication channels, e.g. parallel and serial using display data channel standard [DDC] communication

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Computer Graphics (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Television Systems (AREA)
  • Transforming Electric Information Into Light Information (AREA)
SG200406246A 2003-11-19 2004-10-20 Real time data stream processor SG112021A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/707,074 US20050104899A1 (en) 2003-11-19 2003-11-19 Real time data stream processor

Publications (1)

Publication Number Publication Date
SG112021A1 true SG112021A1 (en) 2005-06-29

Family

ID=34435642

Family Applications (1)

Application Number Title Priority Date Filing Date
SG200406246A SG112021A1 (en) 2003-11-19 2004-10-20 Real time data stream processor

Country Status (7)

Country Link
US (1) US20050104899A1 (https=)
EP (1) EP1534008A1 (https=)
JP (1) JP2005192199A (https=)
KR (1) KR20050048529A (https=)
CN (1) CN1620105A (https=)
SG (1) SG112021A1 (https=)
TW (1) TW200525497A (https=)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7825915B2 (en) 2004-02-03 2010-11-02 Intel Corporation Codec control
US8700671B2 (en) * 2004-08-18 2014-04-15 Siemens Aktiengesellschaft System and methods for dynamic generation of point / tag configurations
US8218091B2 (en) 2006-04-18 2012-07-10 Marvell World Trade Ltd. Shared memory multi video channel display apparatus and methods
US20070242160A1 (en) * 2006-04-18 2007-10-18 Marvell International Ltd. Shared memory multi video channel display apparatus and methods
US8284322B2 (en) 2006-04-18 2012-10-09 Marvell World Trade Ltd. Shared memory multi video channel display apparatus and methods
US8264610B2 (en) 2006-04-18 2012-09-11 Marvell World Trade Ltd. Shared memory multi video channel display apparatus and methods
US8203563B2 (en) * 2006-06-16 2012-06-19 Nvidia Corporation System, method, and computer program product for adjusting a programmable graphics/audio processor based on input and output parameters
US20080055318A1 (en) * 2006-08-31 2008-03-06 Glen David I J Dynamic frame rate adjustment
US20080117329A1 (en) * 2006-11-22 2008-05-22 Richard Hayden Wyman Multi-mode video deinterlacer comprising a low delay mode
JP2008252701A (ja) * 2007-03-30 2008-10-16 Toshiba Corp 映像信号処理装置、映像表示装置および映像信号処理方法
KR100854932B1 (ko) 2007-08-06 2008-08-29 (주)씨앤에스 테크놀로지 영상 변환 기능을 가지는 영상 합성 장치
US20110080429A1 (en) * 2009-10-06 2011-04-07 Makarand Damle Overcoming a display unit resolution limit in a computing device
GB201003962D0 (en) 2010-03-10 2010-04-21 Tangentix Ltd Multimedia content delivery system
US9349188B2 (en) 2013-03-15 2016-05-24 Samsung Electronics Co., Ltd. Creating details in an image with adaptive frequency strength controlled transform
US9066025B2 (en) 2013-03-15 2015-06-23 Samsung Electronics Co., Ltd. Control of frequency lifting super-resolution with image features
US9536288B2 (en) 2013-03-15 2017-01-03 Samsung Electronics Co., Ltd. Creating details in an image with adaptive frequency lifting
US9305332B2 (en) 2013-03-15 2016-04-05 Samsung Electronics Company, Ltd. Creating details in an image with frequency lifting
US9652829B2 (en) 2015-01-22 2017-05-16 Samsung Electronics Co., Ltd. Video super-resolution by fast video segmentation for boundary accuracy control
CN105657491A (zh) * 2015-08-21 2016-06-08 乐视致新电子科技（天津）有限公司 音视频播放设备
CN114640882B (zh) * 2020-12-15 2024-06-28 腾讯科技（深圳）有限公司 视频处理方法、装置、电子设备及计算机可读存储介质
CN117785995B (zh) * 2024-02-28 2024-06-28 江西方兴科技股份有限公司 一种基于物联网屏的数据展示方法及系统

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6166772A (en) * 1997-04-01 2000-12-26 Compaq Computer Corporation Method and apparatus for display of interlaced images on non-interlaced display
US5946051A (en) * 1997-06-02 1999-08-31 Telecruz Technology, Inc. Method and apparatus for enabling a user to access data network applications from a television system
US6556193B1 (en) * 1999-04-02 2003-04-29 Teralogic, Inc. De-interlacing video images using patch-based processing
US6828961B2 (en) * 1999-12-30 2004-12-07 Texas Instruments Incorporated Color wheel synchronization in multi-frame-rate display systems
US6392712B1 (en) * 2000-03-31 2002-05-21 Intel Corporation Synchronizing interlaced and progressive video signals
JP2002175068A (ja) * 2000-09-22 2002-06-21 Canon Inc 画像表示システム、画像表示方法、記憶媒体及び画像表示装置
US7236204B2 (en) * 2001-02-20 2007-06-26 Digeo, Inc. System and method for rendering graphics and video on a display
US20030018970A1 (en) * 2001-07-19 2003-01-23 Digeo, Inc. Object representation of television programs within an interactive television system
US6954234B2 (en) * 2001-10-10 2005-10-11 Koninklijke Philips Electronics N.V Digital video data signal processing system and method of processing digital video data signals for display by a DVI-compliant digital video display
US7013403B2 (en) * 2002-07-19 2006-03-14 Sun Microsystems, Inc. Synthesizing a pixel clock with extremely close channel spacing

Also Published As

Publication number Publication date
JP2005192199A (ja) 2005-07-14
EP1534008A1 (en) 2005-05-25
TW200525497A (en) 2005-08-01
US20050104899A1 (en) 2005-05-19
KR20050048529A (ko) 2005-05-24
CN1620105A (zh) 2005-05-25

Similar Documents

Publication Publication Date Title
SG112021A1 (en) Real time data stream processor
GB2405297B (en) Data distribution
GB2406184B (en) Data processing system
GB2409123B (en) Analysing image data
EP1669116A4 (en) GAME SYSTEM
GB2403567B (en) Processor
GB0402576D0 (en) Data processing
GB0304637D0 (en) Real time trading
EP1659486A4 (en) DATA PROCESSING DEVICE
GB2401502B (en) Data processing
GB2403662B (en) Game processing
AU151717S (en) Data processing device
EP1549062A4 (en) DATA PROCESSING DEVICE
GB0323555D0 (en) Data processing apparatus
EP1614284A4 (en) DATA PROCESSING SYSTEM ARCHITECTURE
GB2409070C (en) Data processing device
GB2397456B (en) Data processing apparatus
AU151609S (en) Data processing device
GB2406922B (en) Data processing
AU153631S (en) Data processing device
TW585384U (en) Motherboard
EP1681081A4 (en) GAME SYSTEM
GB2437579B (en) Data processing
GB0426574D0 (en) Data processing system
GB0329604D0 (en) Data processing