SG11201407485RA - Compare and replace dat table entry - Google Patents
Compare and replace dat table entryInfo
- Publication number
- SG11201407485RA SG11201407485RA SG11201407485RA SG11201407485RA SG11201407485RA SG 11201407485R A SG11201407485R A SG 11201407485RA SG 11201407485R A SG11201407485R A SG 11201407485RA SG 11201407485R A SG11201407485R A SG 11201407485RA SG 11201407485R A SG11201407485R A SG 11201407485RA
- Authority
- SG
- Singapore
- Prior art keywords
- lllll
- international
- entry
- llll
- ibm
- Prior art date
Links
- 239000003795 chemical substances by application Substances 0.000 abstract 1
- 238000004590 computer program Methods 0.000 abstract 1
- 238000000034 method Methods 0.000 abstract 1
- 239000002420 orchard Substances 0.000 abstract 1
- 230000008520 organization Effects 0.000 abstract 1
- 238000013519 translation Methods 0.000 abstract 1
- 230000014616 translation Effects 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1009—Address translation using page tables, e.g. page table structures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
- G06F9/30047—Prefetch instructions; cache control instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/68—Details of translation look-aside buffer [TLB]
- G06F2212/683—Invalidation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
- Executing Machine-Instructions (AREA)
Abstract
(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT) (19) World Intellectual Property Organization International Bureau (43) International Publication Date 19 December 2013 (19.12.2013) WIPOIPCT (10) International Publication Number WO 2013/186606 A2 (51) International Patent Classification: G06F12/10 (2006.01) (21) International Application Number: PCT/IB2012/056736 (22) International Filing Date: 26 November 2012 (26.11.2012) (25) Filing Language: English (26) Publication Language: English (30) Priority Data: 13/524,468 15 June 2012 (15.06.2012) US (71) Applicant: INTERNATIONAL BUSINESS MA CHINES CORPORATION [US/US]; New Orchard Road, Armonk, New York 10504 (US). (71) Applicant (for MG only)-. IBM UNITED KINGDOM LIMITED [GB/GB]; PO Box 41, North Harbour, Ports mouth, Hampshire, P06 3AU (GB). (72) Inventors: GREINER, Dan; IBM Corporation, SVL/090/F374, 555 Bailey Avenue, San Jose, California 95141 (US). ROGERS, Robert; IBM Corporation, P328, 2455 South Road, Poughkeepsie, New York 12601 (US). (74) Agent: WILLIAMS, Julian; IBM United Kingdom Lim ited, Intellectual Property Law, Hursley Park, Winchester, Hampshire, S021 2JN (GB). (81) Designated States (unless otherwise indicated, for every kind of national protection available)'. AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW. (84) Designated States (unless otherwise indicated, for every kind of regional protection available)'. ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG). [Continued on next page] (54) Title: COMPARE AND REPLACE DAT TABLE ENTRY CJ o 00 i-H en i-H o CJ o & (57) Abstract: A first and second a oper and are compared. If they are equal, the contents of register Ri + 1 are stored at the second-operand location, and the specified CPU or CPUs in the configuration are cleared of all TLB table entries of the des ignated type formed through the use of the replaced entry in storage, and all lower- level TLB table entries formed through the use of the cleared higher-level TLB table entries. A valid DAT table entry is re placed with a new entry, and the Transla tion Lookaside Buffer (TLB) is purged of any copies of (at least) the single entry on all CPUs in the configuration. If the first and second operands are unequal, the second operand is loaded at the first-oper- and location. The comparison result is in dicated by the condition code. A method, system and a computer program product are provided. WO 2013/186606 A2 I lllll llllllll II llllll III lllll lllll III III III lllll lllll lllll lllll llll llll lllll lllllll llll llll Published: — without international search report and to be republished upon receipt of that report (Rule 48.2(g))
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/524,468 US20130339656A1 (en) | 2012-06-15 | 2012-06-15 | Compare and Replace DAT Table Entry |
| PCT/IB2012/056736 WO2013186606A2 (en) | 2012-06-15 | 2012-11-26 | Compare and replace dat table entry |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| SG11201407485RA true SG11201407485RA (en) | 2014-12-30 |
Family
ID=49757047
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| SG11201407485RA SG11201407485RA (en) | 2012-06-15 | 2012-11-26 | Compare and replace dat table entry |
Country Status (23)
| Country | Link |
|---|---|
| US (1) | US20130339656A1 (en) |
| EP (1) | EP2862089B1 (en) |
| JP (1) | JP6202543B2 (en) |
| KR (1) | KR101572409B1 (en) |
| CN (1) | CN104903873B (en) |
| AU (1) | AU2012382781B2 (en) |
| BR (1) | BR112014031436B1 (en) |
| CA (1) | CA2874186C (en) |
| DK (1) | DK2862089T3 (en) |
| ES (1) | ES2708331T3 (en) |
| HK (1) | HK1210846A1 (en) |
| HR (1) | HRP20190166T1 (en) |
| IL (1) | IL236248A0 (en) |
| LT (1) | LT2862089T (en) |
| MX (1) | MX347759B (en) |
| PL (1) | PL2862089T3 (en) |
| PT (1) | PT2862089T (en) |
| RU (1) | RU2550558C2 (en) |
| SG (1) | SG11201407485RA (en) |
| SI (1) | SI2862089T1 (en) |
| TW (1) | TWI622880B (en) |
| WO (1) | WO2013186606A2 (en) |
| ZA (1) | ZA201408136B (en) |
Families Citing this family (43)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9182984B2 (en) | 2012-06-15 | 2015-11-10 | International Business Machines Corporation | Local clearing control |
| US9501425B2 (en) * | 2014-11-14 | 2016-11-22 | Cavium, Inc. | Translation lookaside buffer management |
| US9684606B2 (en) * | 2014-11-14 | 2017-06-20 | Cavium, Inc. | Translation lookaside buffer invalidation suppression |
| US9697137B2 (en) * | 2014-11-14 | 2017-07-04 | Cavium, Inc. | Filtering translation lookaside buffer invalidations |
| RU2632416C2 (en) * | 2015-05-14 | 2017-10-04 | Общество С Ограниченной Ответственностью "Яндекс" | Method (options) of object transfer from first process to second process, machine-readable media (options) and data processing system |
| US10210323B2 (en) * | 2016-05-06 | 2019-02-19 | The Boeing Company | Information assurance system for secure program execution |
| US10241924B2 (en) | 2016-07-18 | 2019-03-26 | International Business Machines Corporation | Reducing over-purging of structures associated with address translation using an array of tags |
| US10176006B2 (en) | 2016-07-18 | 2019-01-08 | International Business Machines Corporation | Delaying purging of structures associated with address translation |
| US20180018283A1 (en) * | 2016-07-18 | 2018-01-18 | International Business Machines Corporation | Selective purging of guest entries of structures associated with address translation |
| US10168902B2 (en) | 2016-07-18 | 2019-01-01 | International Business Machines Corporation | Reducing purging of structures associated with address translation |
| US10176111B2 (en) | 2016-07-18 | 2019-01-08 | International Business Machines Corporation | Host page management using active guest page table indicators |
| US10282305B2 (en) | 2016-07-18 | 2019-05-07 | International Business Machines Corporation | Selective purging of entries of structures associated with address translation in a virtualized environment |
| US10802986B2 (en) | 2016-07-18 | 2020-10-13 | International Business Machines Corporation | Marking to indicate memory used to back address translation structures |
| US10180909B2 (en) | 2016-07-18 | 2019-01-15 | International Business Machines Corporation | Host-based resetting of active use of guest page table indicators |
| US10176110B2 (en) | 2016-07-18 | 2019-01-08 | International Business Machines Corporation | Marking storage keys to indicate memory used to back address translation structures |
| US10162764B2 (en) | 2016-07-18 | 2018-12-25 | International Business Machines Corporation | Marking page table/page status table entries to indicate memory used to back address translation structures |
| US10248573B2 (en) | 2016-07-18 | 2019-04-02 | International Business Machines Corporation | Managing memory used to back address translation structures |
| US10169243B2 (en) | 2016-07-18 | 2019-01-01 | International Business Machines Corporation | Reducing over-purging of structures associated with address translation |
| US10223281B2 (en) | 2016-07-18 | 2019-03-05 | International Business Machines Corporation | Increasing the scope of local purges of structures associated with address translation |
| US9798597B1 (en) | 2016-09-26 | 2017-10-24 | International Business Machines Corporation | Verifying selective purging of entries from translation look-aside buffers |
| US10496311B2 (en) | 2017-01-19 | 2019-12-03 | International Business Machines Corporation | Run-time instrumentation of guarded storage event processing |
| US10725685B2 (en) | 2017-01-19 | 2020-07-28 | International Business Machines Corporation | Load logical and shift guarded instruction |
| US10732858B2 (en) | 2017-01-19 | 2020-08-04 | International Business Machines Corporation | Loading and storing controls regulating the operation of a guarded storage facility |
| US10496292B2 (en) | 2017-01-19 | 2019-12-03 | International Business Machines Corporation | Saving/restoring guarded storage controls in a virtualized environment |
| US10452288B2 (en) | 2017-01-19 | 2019-10-22 | International Business Machines Corporation | Identifying processor attributes based on detecting a guarded storage event |
| US10579377B2 (en) | 2017-01-19 | 2020-03-03 | International Business Machines Corporation | Guarded storage event handling during transactional execution |
| US10901911B2 (en) | 2018-11-21 | 2021-01-26 | Microsoft Technology Licensing, Llc | Faster computer memory access by reducing SLAT fragmentation |
| US10740239B2 (en) | 2018-12-11 | 2020-08-11 | International Business Machines Corporation | Translation entry invalidation in a multithreaded data processing system |
| US10977183B2 (en) | 2018-12-11 | 2021-04-13 | International Business Machines Corporation | Processing a sequence of translation entry invalidation requests with regard to draining a processor core |
| US10817434B2 (en) | 2018-12-19 | 2020-10-27 | International Business Machines Corporation | Interruptible translation entry invalidation in a multithreaded data processing system |
| KR102333695B1 (en) | 2020-01-10 | 2021-12-02 | 박재범 | Element for multi channel sound system chair and the chair comprising the same |
| WO2021085790A1 (en) | 2019-10-30 | 2021-05-06 | 박재범 | Chair member provided with multi-channel sound system and chair comprising same |
| KR102359742B1 (en) | 2020-05-15 | 2022-02-08 | 박재범 | Element for chair comprising multi channel sound system for chair and chair comprising the same |
| KR102378865B1 (en) | 2020-06-16 | 2022-03-25 | 박재범 | Element implementing multi channel sound system for chair and chair comprising the same |
| KR102381959B1 (en) | 2020-07-06 | 2022-04-01 | 박재범 | Element for multi channel sound system chair and the chair comprising the same |
| KR102357554B1 (en) | 2020-08-12 | 2022-02-07 | 박재범 | Multi channel sound system chair |
| KR102352425B1 (en) | 2020-08-21 | 2022-01-18 | 박재범 | Multi channel sound system chair |
| KR102406224B1 (en) | 2020-09-02 | 2022-06-08 | 박재범 | Member for chair including multi-channel sound system and chair including the member |
| KR102426565B1 (en) | 2020-08-28 | 2022-07-29 | 박재범 | Multi channel sound system chair |
| US11593275B2 (en) | 2021-06-01 | 2023-02-28 | International Business Machines Corporation | Operating system deactivation of storage block write protection absent quiescing of processors |
| US20220382682A1 (en) * | 2021-06-01 | 2022-12-01 | International Business Machines Corporation | Reset dynamic address translation protection instruction |
| KR102630387B1 (en) | 2021-08-19 | 2024-01-29 | 박재범 | Multi channel sound system chair |
| US20230061511A1 (en) * | 2021-08-30 | 2023-03-02 | International Business Machines Corporation | Inaccessible prefix pages during virtual machine execution |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3619613A1 (en) * | 1985-09-02 | 1987-03-05 | Erfurt Electronic | PC control unit with program memory and image memory |
| TW343318B (en) * | 1996-09-23 | 1998-10-21 | Advanced Risc Mach Ltd | Register addressing in a data processing apparatus |
| US6816961B2 (en) * | 2000-03-08 | 2004-11-09 | Sun Microsystems, Inc. | Processing architecture having field swapping capability |
| US6560687B1 (en) * | 2000-10-02 | 2003-05-06 | International Business Machines Corporation | Method of implementing a translation lookaside buffer with support for a real space control |
| US7284100B2 (en) * | 2003-05-12 | 2007-10-16 | International Business Machines Corporation | Invalidating storage, clearing buffer entries, and an instruction therefor |
| GB2402763B (en) * | 2003-06-13 | 2006-03-01 | Advanced Risc Mach Ltd | Data access program instruction encoding |
| RU2433456C2 (en) * | 2006-04-19 | 2011-11-10 | Квэлкомм Инкорпорейтед | Virtually tagged instruction cache with physically tagged behaviour |
| US7624237B2 (en) * | 2006-05-03 | 2009-11-24 | International Business Machines Corporation | Compare, swap and store facility with no external serialization |
| US20090182988A1 (en) * | 2008-01-11 | 2009-07-16 | International Business Machines Corporation | Compare Relative Long Facility and Instructions Therefore |
| EP2366144B1 (en) * | 2008-10-15 | 2015-09-30 | Hyperion Core, Inc. | Sequential processor comprising an alu array |
| US20110314263A1 (en) | 2010-06-22 | 2011-12-22 | International Business Machines Corporation | Instructions for performing an operation on two operands and subsequently storing an original value of operand |
| US8914619B2 (en) * | 2010-06-22 | 2014-12-16 | International Business Machines Corporation | High-word facility for extending the number of general purpose registers available to instructions |
-
2012
- 2012-06-15 US US13/524,468 patent/US20130339656A1/en not_active Abandoned
- 2012-11-14 RU RU2012148399/08A patent/RU2550558C2/en active
- 2012-11-26 LT LTEP12879101.9T patent/LT2862089T/en unknown
- 2012-11-26 DK DK12879101.9T patent/DK2862089T3/en active
- 2012-11-26 ES ES12879101T patent/ES2708331T3/en active Active
- 2012-11-26 BR BR112014031436-5A patent/BR112014031436B1/en active IP Right Grant
- 2012-11-26 KR KR1020147027931A patent/KR101572409B1/en not_active IP Right Cessation
- 2012-11-26 PL PL12879101T patent/PL2862089T3/en unknown
- 2012-11-26 EP EP12879101.9A patent/EP2862089B1/en active Active
- 2012-11-26 CA CA2874186A patent/CA2874186C/en active Active
- 2012-11-26 SG SG11201407485RA patent/SG11201407485RA/en unknown
- 2012-11-26 JP JP2015516697A patent/JP6202543B2/en active Active
- 2012-11-26 WO PCT/IB2012/056736 patent/WO2013186606A2/en active Application Filing
- 2012-11-26 PT PT12879101T patent/PT2862089T/en unknown
- 2012-11-26 CN CN201280073581.0A patent/CN104903873B/en not_active Expired - Fee Related
- 2012-11-26 SI SI201231515T patent/SI2862089T1/en unknown
- 2012-11-26 AU AU2012382781A patent/AU2012382781B2/en active Active
- 2012-11-26 MX MX2014015347A patent/MX347759B/en active IP Right Grant
-
2013
- 2013-05-10 TW TW102116784A patent/TWI622880B/en active
-
2014
- 2014-11-06 ZA ZA2014/08136A patent/ZA201408136B/en unknown
- 2014-12-14 IL IL236248A patent/IL236248A0/en unknown
-
2015
- 2015-11-25 HK HK15111617.3A patent/HK1210846A1/en not_active IP Right Cessation
-
2019
- 2019-01-24 HR HRP20190166TT patent/HRP20190166T1/en unknown
Also Published As
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| SG11201407485RA (en) | Compare and replace dat table entry | |
| SG11201407465TA (en) | Constrained transaction execution | |
| SG11201407471TA (en) | Saving/restoring selected registers in transactional processing | |
| SG11201407470YA (en) | Selectively controlling instruction execution in transactional processing | |
| SG11201407502UA (en) | Transactional processing | |
| SG11201809963XA (en) | Application framework using blockchain-based asset ownership | |
| SG11201407473XA (en) | Nontransactional store instruction | |
| SG11201407462RA (en) | Program interruption filtering in transactional execution | |
| SG11201407413WA (en) | Display surface contains a cut out region reformatting display data | |
| SG11201904942YA (en) | Blockchain-based service execution method and apparatus, and electronic device | |
| SG11201903787YA (en) | Exploiting input data sparsity in neural network compute units | |
| SG11201407475QA (en) | Transaction diagnostic block | |
| SG11201807848PA (en) | Efficient live-migration of remotely accessed data | |
| SG11201909950QA (en) | Identifying entities in electronic medical records | |
| SG11201903107SA (en) | Method and system for providing information of stored object | |
| SG11201905460SA (en) | Data unsealing with a sealing enclave | |
| SG11201407898WA (en) | Electrode testing apparatus | |
| SG11201900116RA (en) | Communication flow for verification and identification check | |
| SG11201804190YA (en) | Method and system for blockchain variant using digital signatures | |
| SG11201811065SA (en) | Memory cell imprint avoidance | |
| SG11201808090UA (en) | Method and system for task processing | |
| SG11201811095UA (en) | Multi-level storage in ferroelectric memory | |
| SG11201408002TA (en) | Multi-parameter diabetes risk evaluations | |
| SG11201407484WA (en) | Estimation, encoding and decoding of motion information in multidimensional signals through motion zones, and auxiliary information through auxiliary zones | |
| SG11201810080UA (en) | System and method for 3d flight path display |