SE9902982L - Signaluppskattare med fastlåst slingkrets och sätt att korrigera fasförskjutning i mottagen signal - Google Patents

Signaluppskattare med fastlåst slingkrets och sätt att korrigera fasförskjutning i mottagen signal

Info

Publication number
SE9902982L
SE9902982L SE9902982A SE9902982A SE9902982L SE 9902982 L SE9902982 L SE 9902982L SE 9902982 A SE9902982 A SE 9902982A SE 9902982 A SE9902982 A SE 9902982A SE 9902982 L SE9902982 L SE 9902982L
Authority
SE
Sweden
Prior art keywords
signal
phase
received signal
replica
phase shift
Prior art date
Application number
SE9902982A
Other languages
English (en)
Other versions
SE9902982D0 (sv
Inventor
Hitosi Matui
Original Assignee
Nippon Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co filed Critical Nippon Electric Co
Publication of SE9902982D0 publication Critical patent/SE9902982D0/sv
Publication of SE9902982L publication Critical patent/SE9902982L/sv

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • H04L27/38—Demodulator circuits; Receiver circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Error Detection And Correction (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
SE9902982A 1998-08-25 1999-08-24 Signaluppskattare med fastlåst slingkrets och sätt att korrigera fasförskjutning i mottagen signal SE9902982L (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10238625A JP2000069102A (ja) 1998-08-25 1998-08-25 位相同期ループ回路付き信号推定器、及び受信信号の位相ずれ補正方法

Publications (2)

Publication Number Publication Date
SE9902982D0 SE9902982D0 (sv) 1999-08-24
SE9902982L true SE9902982L (sv) 2000-02-26

Family

ID=17032934

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9902982A SE9902982L (sv) 1998-08-25 1999-08-24 Signaluppskattare med fastlåst slingkrets och sätt att korrigera fasförskjutning i mottagen signal

Country Status (2)

Country Link
JP (1) JP2000069102A (sv)
SE (1) SE9902982L (sv)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3377035B2 (ja) * 1998-12-04 2003-02-17 日本電気株式会社 信号推定器を用いた位相同期ループ回路
US6993107B2 (en) * 2001-01-16 2006-01-31 International Business Machines Corporation Analog unidirectional serial link architecture
JP3633497B2 (ja) * 2001-03-22 2005-03-30 三菱電機株式会社 周波数誤差推定を行う受信機および周波数誤差の推定方法
US8335438B2 (en) * 2009-10-30 2012-12-18 Fujitsu Limited Estimating frequency offset using a feedback loop

Also Published As

Publication number Publication date
JP2000069102A (ja) 2000-03-03
SE9902982D0 (sv) 1999-08-24

Similar Documents

Publication Publication Date Title
US20070291173A1 (en) Phase lock loop and digital control oscillator thereof
JP2008092338A (ja) クロック同期回路
US20120256669A1 (en) Duty cycle correction
US7756235B2 (en) Methods and apparatus for digital compensation of clock errors for a clock and data recovery circuit
Hazarika et al. Moving window filter based frequency-locked loop for capacitance measurement
US6473470B1 (en) Phase-locked loop circuits for communication system
SE9902982L (sv) Signaluppskattare med fastlåst slingkrets och sätt att korrigera fasförskjutning i mottagen signal
CN110247751B (zh) 正交幅度调制qam信号位同步的方法、装置及存储介质
KR960006314A (ko) 비터비 복호기, 비터비 복호 방법 및 수신 장치
US6294960B1 (en) Phase lock loop circuit using signal estimator
KR100434501B1 (ko) 듀티 정정을 기반으로 하는 주파수 체배기
Spalvieri et al. Wiener's analysis of the discrete-time phase-locked loop with loop delay
US20060203947A1 (en) Method and apparatus for detecting linear phase error
US7643599B2 (en) Method and apparatus for detecting linear phase error
JPH01273464A (ja) オフセット四分割位相シフトキーイング用同期回路
JP2000269948A (ja) 位相同期ループ回路と受信システム
Castro-Tinttori et al. Implementation of digital unbiased FIR filters with polynomial impulse responses
WO2007078693A1 (en) Method and apparatus for 0/180 degree phase detector
US8742795B2 (en) Frequency difference calculation circuit, a satellite signal receiving apparatus and frequency difference calculation method
SE520382C2 (sv) Kvadraturfasstyrslinga
KR100247349B1 (ko) 심볼타이밍복구장치
JP3883411B2 (ja) 発振回路
US20090262874A1 (en) Device and process for data rate acquisition
US20010055349A1 (en) Clock recovery circuit
JPH05227241A (ja) チャネル周波数の粗同調方法

Legal Events

Date Code Title Description
NAV Patent application has lapsed