SE9900157D0 - Low energy ADC - Google Patents
Low energy ADCInfo
- Publication number
- SE9900157D0 SE9900157D0 SE9900157A SE9900157A SE9900157D0 SE 9900157 D0 SE9900157 D0 SE 9900157D0 SE 9900157 A SE9900157 A SE 9900157A SE 9900157 A SE9900157 A SE 9900157A SE 9900157 D0 SE9900157 D0 SE 9900157D0
- Authority
- SE
- Sweden
- Prior art keywords
- inputs
- channels
- analog
- output
- digital
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/50—Analogue/digital converters with intermediate conversion to time interval
- H03M1/54—Input signal sampled and held with linear return to datum
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/002—Provisions or arrangements for saving power, e.g. by allowing a sleep mode, using lower supply voltage for downstream stages, using multiple clock domains or by selectively turning on stages when needed
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/1205—Multiplexed conversion systems
- H03M1/121—Interleaved, i.e. using multiple converters or converter parts for one channel
- H03M1/1215—Interleaved, i.e. using multiple converters or converter parts for one channel using time-division multiplexing
Abstract
The present invention relates to a parallel analog to digital converter (ADC) that includes at least two A/D channels which have an input and an output, where the analog input signal is converter to a digital output signal, and where each of the inputs of the A/D channels is coupled to a sample and hold unit, a multiplexing unit which includes at least two inputs, where each of the inputs is coupled to the output of the A/D channel, a time control unit for clocking the A/D channels and for controlling the multiplexing unit, wherein the analog to digital converter is provided with means for switching between a so-called idle mode and a so-called normal mode. The invention also relates to a method of saving energy in parallel analog to digital conversion.
Priority Applications (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9900157A SE513434C2 (en) | 1999-01-20 | 1999-01-20 | Low energy PARALLEL ADC |
CN00802981A CN1338151A (en) | 1999-01-20 | 2000-01-13 | A low evergy ADC |
KR1020017008748A KR100890842B1 (en) | 1999-01-20 | 2000-01-13 | A low energy adc |
CA002359677A CA2359677A1 (en) | 1999-01-20 | 2000-01-13 | A low energy adc |
JP2000595430A JP2002535909A (en) | 1999-01-20 | 2000-01-13 | Low energy ADC |
AU23363/00A AU2336300A (en) | 1999-01-20 | 2000-01-13 | A low energy adc |
EP00902234A EP1151541A1 (en) | 1999-01-20 | 2000-01-13 | A low energy adc |
PCT/SE2000/000053 WO2000044099A1 (en) | 1999-01-20 | 2000-01-13 | A low energy adc |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9900157A SE513434C2 (en) | 1999-01-20 | 1999-01-20 | Low energy PARALLEL ADC |
Publications (3)
Publication Number | Publication Date |
---|---|
SE9900157D0 true SE9900157D0 (en) | 1999-01-20 |
SE9900157L SE9900157L (en) | 2000-07-21 |
SE513434C2 SE513434C2 (en) | 2000-09-11 |
Family
ID=20414155
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE9900157A SE513434C2 (en) | 1999-01-20 | 1999-01-20 | Low energy PARALLEL ADC |
Country Status (8)
Country | Link |
---|---|
EP (1) | EP1151541A1 (en) |
JP (1) | JP2002535909A (en) |
KR (1) | KR100890842B1 (en) |
CN (1) | CN1338151A (en) |
AU (1) | AU2336300A (en) |
CA (1) | CA2359677A1 (en) |
SE (1) | SE513434C2 (en) |
WO (1) | WO2000044099A1 (en) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB0216897D0 (en) * | 2002-07-20 | 2002-08-28 | Koninkl Philips Electronics Nv | Switched-current analogue-to-digital converter |
TWI605687B (en) | 2013-03-08 | 2017-11-11 | 安娜卡敦設計公司 | Estimation of imperfections of a time-interleaved analog-to-digital converter |
TWI611662B (en) | 2013-03-08 | 2018-01-11 | 安娜卡敦設計公司 | Configurable time-interleaved analog-to-digital converter |
TWI605688B (en) * | 2013-03-08 | 2017-11-11 | 安娜卡敦設計公司 | Efficient time-interleaved analog-to-digital converter |
KR20160041638A (en) * | 2014-10-08 | 2016-04-18 | 에스케이하이닉스 주식회사 | Digital to Analog Converter |
KR101650012B1 (en) | 2015-06-22 | 2016-08-22 | (주)엘센 | Sensor device and sensing method |
CN106199144A (en) * | 2016-07-02 | 2016-12-07 | 安徽互感器有限公司 | Super low-power consumption AC sine wave signal real-time sampling method |
US11265004B2 (en) * | 2018-11-09 | 2022-03-01 | Stmicroelectronics S.R.L. | Analog-to-digital converter circuit, corresponding device and method |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB9014679D0 (en) * | 1990-07-02 | 1990-08-22 | Sarnoff David Res Center | Sequential successive approximation a/d converter |
JP2704678B2 (en) * | 1991-03-07 | 1998-01-26 | 国際電気株式会社 | Audio coding processing circuit |
JPH05183436A (en) * | 1991-12-27 | 1993-07-23 | Sony Corp | Integrated circuit device |
SE500357C2 (en) * | 1992-01-31 | 1994-06-06 | Silicon Construction Sweden Ab | Arrangements for analogue / digital conversion |
JPH05347561A (en) * | 1992-03-11 | 1993-12-27 | Mitsubishi Electric Corp | A/d converter |
JPH0645936A (en) * | 1992-03-18 | 1994-02-18 | Nec Corp | Analog/digital conversion system |
JP3565613B2 (en) * | 1995-03-20 | 2004-09-15 | 株式会社ルネサステクノロジ | Semiconductor integrated circuit device |
JPH10303751A (en) * | 1997-04-22 | 1998-11-13 | Miyagi Oki Denki Kk | Analog/digital converter |
-
1999
- 1999-01-20 SE SE9900157A patent/SE513434C2/en not_active IP Right Cessation
-
2000
- 2000-01-13 CA CA002359677A patent/CA2359677A1/en not_active Abandoned
- 2000-01-13 EP EP00902234A patent/EP1151541A1/en not_active Withdrawn
- 2000-01-13 CN CN00802981A patent/CN1338151A/en active Pending
- 2000-01-13 JP JP2000595430A patent/JP2002535909A/en active Pending
- 2000-01-13 WO PCT/SE2000/000053 patent/WO2000044099A1/en not_active Application Discontinuation
- 2000-01-13 KR KR1020017008748A patent/KR100890842B1/en not_active IP Right Cessation
- 2000-01-13 AU AU23363/00A patent/AU2336300A/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
JP2002535909A (en) | 2002-10-22 |
EP1151541A1 (en) | 2001-11-07 |
WO2000044099A1 (en) | 2000-07-27 |
CA2359677A1 (en) | 2000-07-27 |
CN1338151A (en) | 2002-02-27 |
SE9900157L (en) | 2000-07-21 |
SE513434C2 (en) | 2000-09-11 |
KR20010101464A (en) | 2001-11-14 |
KR100890842B1 (en) | 2009-03-27 |
AU2336300A (en) | 2000-08-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU2003295568A1 (en) | Digital signal to pulse converter | |
WO2002015404A3 (en) | Programmable auto-converting analog to digital conversion module | |
KR20040108644A (en) | Digital signal processor architecture optimized for controlling switched mode power supply | |
SE9601747D0 (en) | A method and device to convert analog current to a digital signal | |
WO2003084038A3 (en) | Multi-phase dc-dc converter with balanced current between modules and different input voltages | |
WO1999008389A3 (en) | A digital communication device and a mixer | |
TW200600994A (en) | Apparatus and method for minimizing power loss associated with dead time | |
TW200627771A (en) | Switch regulating control circuit, switch regulator and switch signal generator using the same | |
WO2008057992A3 (en) | Multi channel analog-to-digital converter | |
SE9900157D0 (en) | Low energy ADC | |
WO2003100485A3 (en) | Method and device for optical switching and variable optical attenuation | |
ES2105957A1 (en) | Multi-output DC/DC power converter | |
SE0000843L (en) | A / D converter | |
DE69912632D1 (en) | PROGRAMMABLE CONTROL OF VIDEO FORMAT | |
TW200507463A (en) | A digital to analog converter and a method of converting a digital signal to an analog signal | |
AU2001294345A1 (en) | Method and circuit for regulating the signal level fed to an analog-digital converter | |
AU4327500A (en) | Dual mode power controllers and related methods and radiotelephones | |
DE69902222T2 (en) | MULTIPLEXER SWITCHING AND ANALOG-DIGITAL CONVERTER | |
ATE94007T1 (en) | SELF-CALIBRATION A/D AND D/A CONVERTER. | |
EP1137189A3 (en) | A high power selective signal attenuator and method of attenuation | |
DK1002363T3 (en) | Device for the conversion of small, non-ideal power sources into the input of a device introduced currents for voltage signals | |
TW341010B (en) | D/C converter | |
UA33516C2 (en) | System of control of gas-turbine engine parameters | |
UA49327A (en) | Multichannel analog-to-number converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NUG | Patent has lapsed |