SE9802461D0 - Bit stuffing for synchronous HDLC - Google Patents
Bit stuffing for synchronous HDLCInfo
- Publication number
- SE9802461D0 SE9802461D0 SE9802461A SE9802461A SE9802461D0 SE 9802461 D0 SE9802461 D0 SE 9802461D0 SE 9802461 A SE9802461 A SE 9802461A SE 9802461 A SE9802461 A SE 9802461A SE 9802461 D0 SE9802461 D0 SE 9802461D0
- Authority
- SE
- Sweden
- Prior art keywords
- bit
- bit stuffing
- data
- stuffing
- prestored
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/40—Network security protocols
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
- H04L69/322—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
- H04L69/324—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the data link layer [OSI layer 2], e.g. HDLC
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer Security & Cryptography (AREA)
- Communication Control (AREA)
- Time-Division Multiplex Systems (AREA)
Priority Applications (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9802461A SE512364C2 (sv) | 1998-07-08 | 1998-07-08 | Bitifyllnad för synkron HDLC |
KR1020017000293A KR20010053434A (ko) | 1998-07-08 | 1999-06-14 | 동기식 고수준 데이터 링크 제어 절차에서의 비트 스터핑방법 및 장치 |
CA002336939A CA2336939C (en) | 1998-07-08 | 1999-06-14 | Bit stuffing for synchronous hdlc |
PCT/SE1999/001042 WO2000003524A1 (en) | 1998-07-08 | 1999-06-14 | Bit stuffing for synchronous hdlc |
JP2000559680A JP2002520952A (ja) | 1998-07-08 | 1999-06-14 | 同期hdlcのためのビット・スタッフィング |
DE69927378T DE69927378T2 (de) | 1998-07-08 | 1999-06-14 | Bitstopfung für synchrones hdlc |
AU49400/99A AU4940099A (en) | 1998-07-08 | 1999-06-14 | Bit stuffing for synchronous hdlc |
EP99933333A EP1095490B1 (en) | 1998-07-08 | 1999-06-14 | Bit stuffing for synchronous hdlc |
US09/349,045 US6674770B1 (en) | 1998-07-08 | 1999-07-07 | Bit stuffing for synchronous HDLC |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9802461A SE512364C2 (sv) | 1998-07-08 | 1998-07-08 | Bitifyllnad för synkron HDLC |
Publications (3)
Publication Number | Publication Date |
---|---|
SE9802461D0 true SE9802461D0 (sv) | 1998-07-08 |
SE9802461L SE9802461L (sv) | 2000-01-09 |
SE512364C2 SE512364C2 (sv) | 2000-03-06 |
Family
ID=20412017
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE9802461A SE512364C2 (sv) | 1998-07-08 | 1998-07-08 | Bitifyllnad för synkron HDLC |
Country Status (9)
Country | Link |
---|---|
US (1) | US6674770B1 (sv) |
EP (1) | EP1095490B1 (sv) |
JP (1) | JP2002520952A (sv) |
KR (1) | KR20010053434A (sv) |
AU (1) | AU4940099A (sv) |
CA (1) | CA2336939C (sv) |
DE (1) | DE69927378T2 (sv) |
SE (1) | SE512364C2 (sv) |
WO (1) | WO2000003524A1 (sv) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3582444B2 (ja) * | 2000-01-28 | 2004-10-27 | ヤマハ株式会社 | 音楽情報データ通信方法、音楽情報データ送信装置、音楽情報データ受信装置および記憶媒体 |
US7269186B2 (en) * | 2001-08-06 | 2007-09-11 | Qualcomm Incorporated | Protocol for framing a payload |
US20030079118A1 (en) * | 2001-10-19 | 2003-04-24 | Felix Chow | Bit synchronous engine and method |
AU2002347686A1 (en) * | 2002-12-16 | 2004-07-09 | Telefonaktiebolaget Lm Ericsson (Publ) | A method and an apparatus for bit stuffing and a corresponding method and apparatus for bit de-stuffing |
US8514894B2 (en) * | 2005-08-02 | 2013-08-20 | Elliptic Technologies Inc. | Method for inserting/removal padding from packets |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0346555B1 (en) * | 1988-06-16 | 1993-08-25 | International Business Machines Corporation | Parallel processing method and device for receiving and transmitting hdlc/sdlc bit streams |
DE4027967A1 (de) | 1990-09-04 | 1992-03-05 | Philips Patentverwaltung | Stopfentscheidungsschaltung fuer eine anordnung zur bitratenanpassung |
DE4027968A1 (de) | 1990-09-04 | 1992-03-05 | Philips Patentverwaltung | Schaltungsanordnung zur bitratenanpassung zweier digitaler signale |
GB9021997D0 (en) * | 1990-10-10 | 1990-11-21 | Int Computers Ltd | Bit stuffing apparatus |
DE4035438A1 (de) | 1990-11-08 | 1992-05-14 | Philips Patentverwaltung | Schaltungsanordnung zum entfernen von stopfbits |
DE69228775T2 (de) | 1991-02-08 | 1999-09-02 | Nec Corp. | Verteilte Bit für Bit Entstopfungsschaltung für bytegestopfte Mehrfachrahmendaten |
EP0544963A1 (en) * | 1991-11-29 | 1993-06-09 | International Business Machines Corporation | Parallel processing method for receiving and transmitting HDLC/SDLC bit streams |
US5428611A (en) | 1993-05-28 | 1995-06-27 | Digital Equipment Corporation | Strong framing protocol for HDLC and other run-length codes |
US5586273A (en) | 1994-08-18 | 1996-12-17 | International Business Machines Corporation | HDLC asynchronous to synchronous converter |
US5675617A (en) * | 1994-10-05 | 1997-10-07 | Motorola, Inc. | Synchronous protocol encoding and decoding method |
US5570306A (en) * | 1994-11-01 | 1996-10-29 | Intel Corporation | Method and apparatus for recognizing a bit pattern in a string of bits, altering the string of bits, and removing the alteration from the string of bits |
JPH09305509A (ja) | 1996-05-16 | 1997-11-28 | Matsushita Electric Ind Co Ltd | データ転送装置およびデータ転送方法 |
-
1998
- 1998-07-08 SE SE9802461A patent/SE512364C2/sv not_active IP Right Cessation
-
1999
- 1999-06-14 EP EP99933333A patent/EP1095490B1/en not_active Expired - Lifetime
- 1999-06-14 KR KR1020017000293A patent/KR20010053434A/ko not_active Application Discontinuation
- 1999-06-14 AU AU49400/99A patent/AU4940099A/en not_active Abandoned
- 1999-06-14 CA CA002336939A patent/CA2336939C/en not_active Expired - Lifetime
- 1999-06-14 DE DE69927378T patent/DE69927378T2/de not_active Expired - Lifetime
- 1999-06-14 JP JP2000559680A patent/JP2002520952A/ja not_active Abandoned
- 1999-06-14 WO PCT/SE1999/001042 patent/WO2000003524A1/en active IP Right Grant
- 1999-07-07 US US09/349,045 patent/US6674770B1/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
CA2336939A1 (en) | 2000-01-20 |
DE69927378D1 (de) | 2005-10-27 |
EP1095490A1 (en) | 2001-05-02 |
KR20010053434A (ko) | 2001-06-25 |
CA2336939C (en) | 2007-05-08 |
AU4940099A (en) | 2000-02-01 |
JP2002520952A (ja) | 2002-07-09 |
DE69927378T2 (de) | 2006-07-06 |
SE512364C2 (sv) | 2000-03-06 |
SE9802461L (sv) | 2000-01-09 |
WO2000003524A1 (en) | 2000-01-20 |
EP1095490B1 (en) | 2005-09-21 |
US6674770B1 (en) | 2004-01-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1746752A3 (en) | Communication control apparatus for performing a synchronisation process and method thereof | |
SG143052A1 (en) | Security camera for a network | |
SE9702903D0 (sv) | Methods and arrangement in a digital telecommunications system | |
ATE300134T1 (de) | Vorrichtung zur datenverschlüsselung unter verwendung einer schlüsselmatrix | |
KR950704882A (ko) | 통신 시스템에서 데이타 스트림의 암호적 프로텍션을 제공하기 위한 방법과 장치(Method and Apparatus for Providing Cryptograhic Protection of a Data Stream in a Communication System) | |
HUP0003527A2 (hu) | Berendezés, valamint eljárás digitális adatáram feldolgozására, továbbá egy alkalmazás vezérlete alatti működő eszköz, továbbá adatfeldolgozó rendszer, továbbá alkalmazás vevő és dekódoló berendezéshez | |
ATE360923T1 (de) | Kommunikationsprotokoll zwischen einer kommunikatinsinrichtung und einem externen zusatzgerät | |
FI980485A0 (fi) | Foerfarande i ett dataoeverfoeringsnaet och dataoeverfoeringsanordning | |
EP0949563A3 (en) | A method for generating pseudo-random numbers | |
EP1209845A3 (en) | maintaining end-to end synchronization on a telecommuncations connection | |
WO2001058130A3 (en) | Coding method | |
HK1090206A1 (en) | Instrumentation system and methods for estimation of decentralized network characteristics | |
ATE120919T1 (de) | Verfahren und vorrichtung zur selbsttätigen ladung eines datenpakets im kern eines übertragungsnetzes. | |
GB2347596A (en) | Apparatus for estimating jitter in real time protocol encapsulated voice packet data | |
US5307412A (en) | Random coding cipher system and method | |
EA200301132A1 (ru) | Способ для инверсного мультиплексирования | |
HUP9901573A2 (en) | Method and arrangement relating to the installation of a new subscriber in a telecomunications network | |
SE9802461D0 (sv) | Bit stuffing for synchronous HDLC | |
WO2003028289A3 (de) | Verfahren zur übertragung von echtzeit-datentelegrammen in einem zyklischen kommunikationssystem | |
DE59906607D1 (de) | Verfahren zum etablieren eines gemeinsamen kryptografischen schüssels für n teilnehmer | |
AU1540188A (en) | Jitter control in digital communications links | |
EP0786488A3 (en) | Block hydrogen-modified silicone and process for producing the same | |
DE60108779D1 (de) | Auswahl von kanalmodell auf basis der empfangenen trainingsfolge | |
ATE145104T1 (de) | Verfahren zum durchschalten von digitalsignalen | |
DE60002919D1 (de) | Rangordnung von tabellenelementen unter benutzung einer maske |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NUG | Patent has lapsed |