SE7503369L - - Google Patents

Info

Publication number
SE7503369L
SE7503369L SE7503369A SE7503369A SE7503369L SE 7503369 L SE7503369 L SE 7503369L SE 7503369 A SE7503369 A SE 7503369A SE 7503369 A SE7503369 A SE 7503369A SE 7503369 L SE7503369 L SE 7503369L
Authority
SE
Sweden
Application number
SE7503369A
Inventor
M Sapunarov
R Mitterer
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Publication of SE7503369L publication Critical patent/SE7503369L/xx

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/611—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07231—Techniques
    • H10W72/07236—Soldering or alloying
SE7503369A 1974-03-28 1975-03-24 SE7503369L (en:Method)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19742415047 DE2415047B2 (de) 1974-03-28 1974-03-28 Multichip-verdrahtung mit anschlussflaechenkonfigurationen zur kontaktierung von vier gleichen halbleiterspeicher-chips

Publications (1)

Publication Number Publication Date
SE7503369L true SE7503369L (en:Method) 1975-09-29

Family

ID=5911463

Family Applications (1)

Application Number Title Priority Date Filing Date
SE7503369A SE7503369L (en:Method) 1974-03-28 1975-03-24

Country Status (8)

Country Link
JP (1) JPS5836512B2 (en:Method)
BE (1) BE827367A (en:Method)
DE (1) DE2415047B2 (en:Method)
FR (1) FR2266305B1 (en:Method)
GB (1) GB1464080A (en:Method)
IT (1) IT1034529B (en:Method)
NL (1) NL7502773A (en:Method)
SE (1) SE7503369L (en:Method)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3033900C3 (de) * 1980-09-09 1994-12-15 Siemens Ag Gehäuseloses Schaltungsmodul und Verfahren zu seiner Herstellung
DE3123620A1 (de) * 1981-06-13 1983-01-05 Telefonbau Und Normalzeit Gmbh, 6000 Frankfurt Anordnung zum verbinden eines speichers mit einer steuereinrichtung
JPS57207356A (en) * 1981-06-15 1982-12-20 Fujitsu Ltd Semiconductor device
JPH0279123U (en:Method) * 1988-12-02 1990-06-18
JPH02285910A (ja) * 1989-04-26 1990-11-26 Seijiro Isoi 鳥休止防止具
JPH052533U (ja) * 1991-02-25 1993-01-14 マサル工業株式会社 電線保護カバー
GB2312562B (en) * 1996-04-26 2000-05-17 Appliance Control Technology E A method of interconnecting wiring with a pcb

Also Published As

Publication number Publication date
DE2415047A1 (de) 1975-10-16
JPS5836512B2 (ja) 1983-08-09
FR2266305A1 (en:Method) 1975-10-24
DE2415047C3 (en:Method) 1978-09-21
FR2266305B1 (en:Method) 1978-02-24
BE827367A (fr) 1975-07-16
DE2415047B2 (de) 1978-02-02
GB1464080A (en) 1977-02-09
NL7502773A (nl) 1975-09-30
IT1034529B (it) 1979-10-10
JPS50131493A (en:Method) 1975-10-17

Similar Documents

Publication Publication Date Title
DK135875A (en:Method)
FI750058A7 (en:Method)
FI364174A7 (en:Method)
FR2266305B1 (en:Method)
CS171472B1 (en:Method)
FI275974A7 (en:Method)
CS173325B1 (en:Method)
DE2419383A1 (en:Method)
CS171319B1 (en:Method)
FI164274A7 (en:Method)
CS169257B1 (en:Method)
CS171546B1 (en:Method)
CS170986B1 (en:Method)
CS163683B1 (en:Method)
DD110946A1 (en:Method)
CH582614A5 (en:Method)
CH602323A5 (en:Method)
DD110509A1 (en:Method)
CH599568A5 (en:Method)
CH601410A5 (en:Method)
BG19852A1 (en:Method)
CH559438A5 (en:Method)
DD110979A1 (en:Method)
DD112792A1 (en:Method)
DD109245A2 (en:Method)