SE515201C2 - Förfarande och anordning för klocksignalgenerering - Google Patents

Förfarande och anordning för klocksignalgenerering

Info

Publication number
SE515201C2
SE515201C2 SE9303922A SE9303922A SE515201C2 SE 515201 C2 SE515201 C2 SE 515201C2 SE 9303922 A SE9303922 A SE 9303922A SE 9303922 A SE9303922 A SE 9303922A SE 515201 C2 SE515201 C2 SE 515201C2
Authority
SE
Sweden
Prior art keywords
rate
data
difference
memory
reference value
Prior art date
Application number
SE9303922A
Other languages
English (en)
Swedish (sv)
Other versions
SE9303922L (sv
SE9303922D0 (sv
Inventor
Oerjan Eriksson
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Priority to SE9303922A priority Critical patent/SE515201C2/sv
Publication of SE9303922D0 publication Critical patent/SE9303922D0/xx
Priority to EP94850206A priority patent/EP0658019A1/fr
Priority to US08/346,915 priority patent/US5486784A/en
Priority to CA002136560A priority patent/CA2136560A1/fr
Publication of SE9303922L publication Critical patent/SE9303922L/xx
Publication of SE515201C2 publication Critical patent/SE515201C2/sv

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/4302Content synchronisation processes, e.g. decoder synchronisation
    • H04N21/4305Synchronising client clock from received content stream, e.g. locking decoder clock with encoder clock, extraction of the PCR packets
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/062Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0632Synchronisation of packets and cells, e.g. transmission of voice via a packet network, circuit emulation service [CES]
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/44Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream or rendering scenes according to encoded video stream scene graphs
    • H04N21/44004Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream or rendering scenes according to encoded video stream scene graphs involving video buffer management, e.g. video decoder buffer or video display buffer
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2205/00Indexing scheme relating to group G06F5/00; Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F2205/06Indexing scheme relating to groups G06F5/06 - G06F5/16
    • G06F2205/061Adapt frequency, i.e. clock frequency at one side is adapted to clock frequency, or average clock frequency, at the other side; Not pulse stuffing only

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Communication Control (AREA)
  • Television Signal Processing For Recording (AREA)
SE9303922A 1993-11-26 1993-11-26 Förfarande och anordning för klocksignalgenerering SE515201C2 (sv)

Priority Applications (4)

Application Number Priority Date Filing Date Title
SE9303922A SE515201C2 (sv) 1993-11-26 1993-11-26 Förfarande och anordning för klocksignalgenerering
EP94850206A EP0658019A1 (fr) 1993-11-26 1994-11-22 Procédé et dispositif pour générer des signaux d'horloge
US08/346,915 US5486784A (en) 1993-11-26 1994-11-23 Method and device for generation of clock signals
CA002136560A CA2136560A1 (fr) 1993-11-26 1994-11-24 Methode et dispositif de generation de signaux d'horloge

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9303922A SE515201C2 (sv) 1993-11-26 1993-11-26 Förfarande och anordning för klocksignalgenerering

Publications (3)

Publication Number Publication Date
SE9303922D0 SE9303922D0 (sv) 1993-11-26
SE9303922L SE9303922L (sv) 1995-05-27
SE515201C2 true SE515201C2 (sv) 2001-06-25

Family

ID=20391893

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9303922A SE515201C2 (sv) 1993-11-26 1993-11-26 Förfarande och anordning för klocksignalgenerering

Country Status (4)

Country Link
US (1) US5486784A (fr)
EP (1) EP0658019A1 (fr)
CA (1) CA2136560A1 (fr)
SE (1) SE515201C2 (fr)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB9410943D0 (en) * 1994-06-01 1994-07-20 Newbridge Networks Corp Clock recovery unit
US5828698A (en) * 1995-02-28 1998-10-27 Hughes Electronics Data flow management method for CDPD demodulator operating without CDPD clock
FR2737367B1 (fr) * 1995-07-28 1997-10-17 Thomson Multimedia Sa Procede et dispositif de synchronisation d'horloges d'encodeurs et decodeurs numeriques
JPH09167076A (ja) * 1995-12-15 1997-06-24 Fuji Photo Film Co Ltd 出力同期方法及び装置
US5912880A (en) * 1996-11-07 1999-06-15 Northern Telecom, Limited System and method for ATM CBR timing recovery
DE19706300A1 (de) * 1997-02-18 1998-08-20 Bayerische Motoren Werke Ag Verfahren zur Übertragung von digitalisierten Analogsignalen auf einen Datenbus
FR2761494B1 (fr) * 1997-03-28 1999-12-03 Thomson Multimedia Sa Interface de regulation de debit pour l'enregistrement et/ou la lecture de donnees numeriques
US6137851A (en) * 1998-02-13 2000-10-24 Agilent Technologies System and method for synchronizing a signal with respect to another signal
AUPQ896300A0 (en) * 2000-07-24 2000-08-17 Nec Australia Pty Ltd A clock synchronisation method for usb sink devices
JP3555883B2 (ja) * 2001-06-08 2004-08-18 日本電気株式会社 クロック再生方法及び受信クロック生成装置
JP4180061B2 (ja) * 2005-02-25 2008-11-12 富士通株式会社 出力方法、出力装置及びコンピュータプログラム
JP2006279849A (ja) * 2005-03-30 2006-10-12 Sanyo Electric Co Ltd 電圧保持回路及びクロック同期回路
TW200731702A (en) * 2005-07-29 2007-08-16 Koninkl Philips Electronics Nv Data stream synchronization
EP2235862A1 (fr) * 2007-12-21 2010-10-06 Telefonaktiebolaget LM Ericsson (publ) N ud de réseau et procédé de commande d'un n ud de réseau

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4270183A (en) * 1977-02-11 1981-05-26 Lockheed Aircraft Corp. Data dejittering apparatus
FR2482806A1 (fr) * 1980-05-19 1981-11-20 France Etat Procede et dispositif de synchronisation de signal numerique
US4612636A (en) * 1984-12-31 1986-09-16 Northern Telecom Limited Multiple channel depacketizer
US4718074A (en) * 1986-03-25 1988-01-05 Sotas, Inc. Dejitterizer method and apparatus
US4835481A (en) * 1986-09-30 1989-05-30 Siemens Aktiengesellschaft Circuit arrangement for generating a clock signal which is synchronous in respect of frequency to a reference frequency
BE1000415A7 (nl) * 1987-03-18 1988-11-22 Bell Telephone Mfg Asynchroon op basis van tijdsverdeling werkend communicatiesysteem.
US5133064A (en) * 1987-04-27 1992-07-21 Hitachi, Ltd. Data processing system generating clock signal from an input clock, phase locked to the input clock and used for clocking logic devices
US4805139A (en) * 1987-10-22 1989-02-14 Advanced Micro Devices, Inc. Propagating FIFO storage device
EP0360721A3 (fr) * 1988-09-19 1991-11-27 ROLM Systems Méthode et dispositif de communication asynchrone à grande vitesse
DE3918866A1 (de) * 1989-06-09 1990-12-13 Blaupunkt Werke Gmbh Anordnung zur umsetzung eines signals mit einer ersten abtastrate in ein signal mit einer zweiten abtastrate
US5007070A (en) * 1989-10-31 1991-04-09 Bell Communications Research, Inc. Service clock recovery circuit
US5168492A (en) * 1991-04-11 1992-12-01 Northern Telecom Limited Rotating-access ATM-STM packet switch

Also Published As

Publication number Publication date
SE9303922L (sv) 1995-05-27
EP0658019A1 (fr) 1995-06-14
CA2136560A1 (fr) 1995-05-27
SE9303922D0 (sv) 1993-11-26
US5486784A (en) 1996-01-23

Similar Documents

Publication Publication Date Title
SE515201C2 (sv) Förfarande och anordning för klocksignalgenerering
US4393499A (en) Adaptive signal quality measurement circuit for PSK and FSK demodulators
US4387461A (en) Experientially determined signal quality measurement device for antipodal data
US5195088A (en) Circuit arrangement for bit rate adaptation
EP0146640B1 (fr) Circuit de detection de periode
SE451926B (sv) Signalvagsstyrkrets
US4622593A (en) Polygon signature correction
US4521735A (en) Battery voltage level detecting apparatus
WO1985004487A1 (fr) Appareil de comptage et procede d'echantillonnage de frequence
US5461380A (en) Phase detector for elastic store
US4943926A (en) Method for the analysis and synthesis of binary signals
US5946362A (en) Apparatus for detecting clock failure for use in a synchronous transmission system
US5488645A (en) Clock signal generating device
CN103558454B (zh) 一种脉冲输入频率测量方法
US4973962A (en) Signal level detect circuits
USRE35296E (en) Full and partial cycle counting apparatus and method
SE518361C2 (sv) Dämpning av pekarjitter i en desynkronisator
US5180931A (en) Sampling method and circuit
GB2042779A (en) Measuring circuit including means for integrating electrical signals to be measured
KR100263184B1 (ko) 비동기 전송 모드 통신시스템에서 에이티엠 적응계층1 프로토콜의 적응 클럭복구 장치 및 방법
JPH049586Y2 (fr)
JPS62290216A (ja) オ−トゼロ装置
RU1837324C (ru) Статистический анализатор выбросов и провалов напр жени
SU415814A1 (fr)
JPH0772737B2 (ja) 周期検出回路

Legal Events

Date Code Title Description
NUG Patent has lapsed