SE514785C2 - Processor och metod för att exekvera instruktioner från flera instruktionskällor - Google Patents
Processor och metod för att exekvera instruktioner från flera instruktionskällorInfo
- Publication number
- SE514785C2 SE514785C2 SE9900118A SE9900118A SE514785C2 SE 514785 C2 SE514785 C2 SE 514785C2 SE 9900118 A SE9900118 A SE 9900118A SE 9900118 A SE9900118 A SE 9900118A SE 514785 C2 SE514785 C2 SE 514785C2
- Authority
- SE
- Sweden
- Prior art keywords
- instruction
- processor
- internal processor
- external
- source
- Prior art date
Links
- 230000006870 function Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3802—Instruction prefetching
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor
- G06F9/3879—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor for non-native instruction execution, e.g. executing a command; for Java instruction set
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multimedia (AREA)
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Microcomputers (AREA)
Priority Applications (10)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9900118A SE514785C2 (sv) | 1999-01-18 | 1999-01-18 | Processor och metod för att exekvera instruktioner från flera instruktionskällor |
KR1020017008841A KR100705872B1 (ko) | 1999-01-18 | 2000-01-13 | 몇몇의 명령원으로부터의 명령 실행 프로세서 및 방법 |
EP00902227A EP1177499B1 (en) | 1999-01-18 | 2000-01-13 | Processor and method of executing instructions from several instruction sources |
AT00902227T ATE413645T1 (de) | 1999-01-18 | 2000-01-13 | Prozessor und verfahren zum ausführen von instruktionen von mehreren instruktionsquellen |
PCT/SE2000/000040 WO2000042506A1 (en) | 1999-01-18 | 2000-01-13 | Processor and method of executing instructions from several instruction sources |
DE60040733T DE60040733D1 (de) | 1999-01-18 | 2000-01-13 | Prozessor und verfahren zum ausführen von instruktionen von mehreren instruktionsquellen |
AU23357/00A AU2335700A (en) | 1999-01-18 | 2000-01-13 | Processor and method of executing instructions from several instruction sources |
ES00902227T ES2316347T3 (es) | 1999-01-18 | 2000-01-13 | Procesador y metodo de ejecucion de instrucciones desde varias fuentes de instruccion. |
CNB008028206A CN1153136C (zh) | 1999-01-18 | 2000-01-13 | 执行来自多个指令源的指令的处理器和方法 |
JP2000594015A JP2002535749A (ja) | 1999-01-18 | 2000-01-13 | 複数の命令ソースからの命令を実行するプロセッサおよび方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9900118A SE514785C2 (sv) | 1999-01-18 | 1999-01-18 | Processor och metod för att exekvera instruktioner från flera instruktionskällor |
Publications (3)
Publication Number | Publication Date |
---|---|
SE9900118D0 SE9900118D0 (sv) | 1999-01-18 |
SE9900118L SE9900118L (sv) | 2000-07-19 |
SE514785C2 true SE514785C2 (sv) | 2001-04-23 |
Family
ID=20414117
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE9900118A SE514785C2 (sv) | 1999-01-18 | 1999-01-18 | Processor och metod för att exekvera instruktioner från flera instruktionskällor |
Country Status (10)
Country | Link |
---|---|
EP (1) | EP1177499B1 (ko) |
JP (1) | JP2002535749A (ko) |
KR (1) | KR100705872B1 (ko) |
CN (1) | CN1153136C (ko) |
AT (1) | ATE413645T1 (ko) |
AU (1) | AU2335700A (ko) |
DE (1) | DE60040733D1 (ko) |
ES (1) | ES2316347T3 (ko) |
SE (1) | SE514785C2 (ko) |
WO (1) | WO2000042506A1 (ko) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7617383B2 (en) | 2006-02-16 | 2009-11-10 | Vns Portfolio Llc | Circular register arrays of a computer |
KR20090003217A (ko) | 2006-02-16 | 2009-01-09 | 브이엔에스 포트폴리오 엘엘씨 | 컴퓨터들의 어레이 간의 자원들의 할당 |
EP1821211A3 (en) * | 2006-02-16 | 2008-06-18 | Technology Properties Limited | Cooperative multitasking method in a multiprocessor system |
TW200817925A (en) | 2006-03-31 | 2008-04-16 | Technology Properties Ltd | Method and apparatus for operating a computer processor array |
US7555637B2 (en) | 2007-04-27 | 2009-06-30 | Vns Portfolio Llc | Multi-port read/write operations based on register bits set for indicating select ports and transfer directions |
CN102033736A (zh) * | 2010-12-31 | 2011-04-27 | 清华大学 | 一种指令集可扩展处理器的控制方法 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2215873A (en) * | 1988-03-23 | 1989-09-27 | Benchmark Technologies | Inter-processor status communication |
US5410544A (en) * | 1993-06-30 | 1995-04-25 | Intel Corporation | External tester control for flash memory |
-
1999
- 1999-01-18 SE SE9900118A patent/SE514785C2/sv not_active IP Right Cessation
-
2000
- 2000-01-13 WO PCT/SE2000/000040 patent/WO2000042506A1/en active IP Right Grant
- 2000-01-13 JP JP2000594015A patent/JP2002535749A/ja active Pending
- 2000-01-13 KR KR1020017008841A patent/KR100705872B1/ko active IP Right Grant
- 2000-01-13 ES ES00902227T patent/ES2316347T3/es not_active Expired - Lifetime
- 2000-01-13 AT AT00902227T patent/ATE413645T1/de not_active IP Right Cessation
- 2000-01-13 AU AU23357/00A patent/AU2335700A/en not_active Abandoned
- 2000-01-13 CN CNB008028206A patent/CN1153136C/zh not_active Expired - Lifetime
- 2000-01-13 EP EP00902227A patent/EP1177499B1/en not_active Expired - Lifetime
- 2000-01-13 DE DE60040733T patent/DE60040733D1/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
CN1153136C (zh) | 2004-06-09 |
ATE413645T1 (de) | 2008-11-15 |
EP1177499A1 (en) | 2002-02-06 |
KR20010101498A (ko) | 2001-11-14 |
SE9900118L (sv) | 2000-07-19 |
CN1337023A (zh) | 2002-02-20 |
WO2000042506A1 (en) | 2000-07-20 |
JP2002535749A (ja) | 2002-10-22 |
ES2316347T3 (es) | 2009-04-16 |
SE9900118D0 (sv) | 1999-01-18 |
EP1177499B1 (en) | 2008-11-05 |
KR100705872B1 (ko) | 2007-04-09 |
DE60040733D1 (de) | 2008-12-18 |
AU2335700A (en) | 2000-08-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP3362889B1 (en) | Move prefix instruction | |
US10223126B2 (en) | Out-of-order processor and method for back to back instruction issue | |
US5727227A (en) | Interrupt coprocessor configured to process interrupts in a computer system | |
US5687381A (en) | Microprocessor including an interrupt polling unit configured to poll external devices for interrupts using interrupt acknowledge bus transactions | |
SE514785C2 (sv) | Processor och metod för att exekvera instruktioner från flera instruktionskällor | |
JP2000357088A (ja) | マイクロプロセッサ及びデータ処理システム | |
EP1354267A2 (en) | A superscalar processor having content addressable memory structures for determining dependencies | |
JP2006522398A (ja) | パイプライン型命令プロセッサにおけるバイパスの使用 | |
US4791551A (en) | Microprogrammable devices using transparent latch | |
US6012138A (en) | Dynamically variable length CPU pipeline for efficiently executing two instruction sets | |
JPS62226231A (ja) | プロセツサ | |
JP2004199694A (ja) | 分割データフロースケジューリング機構 | |
US20030033455A1 (en) | Data processor and data transfer method | |
CN110383232B (zh) | 具有序列处理单元的存储器控制系统 | |
KR930009632B1 (ko) | 비트 필드 논리동작 유니트 | |
US6061787A (en) | Interrupt branch address formed by concatenation of base address and bits corresponding to highest priority interrupt asserted and enabled | |
EP1372065B1 (en) | System large scale integrated circuit (LSI), method of designing the same, and program therefor | |
US6345355B1 (en) | Method and apparatus for distributing commands to a plurality of circuit blocks | |
US20020004877A1 (en) | Method and system for updating user memory in emulator systems | |
US9652305B2 (en) | Tracking source availability for instructions in a scheduler instruction queue | |
EP0933704B1 (en) | Data processor with protected non-maskable interrupt | |
JP2005038203A (ja) | メモリ制御方法及び装置 | |
JP2002229776A (ja) | 複数組の命令組を実行するためのデータ処理装置 | |
US20060036812A1 (en) | Prefetching in a data processing system | |
JP3023959B2 (ja) | 未定義命令検出方式 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NUG | Patent has lapsed |