SE458887B - Saett och anordning foer avbildning av en foersta maengd data paa en andra maengd samt adressoeversaettare - Google Patents

Saett och anordning foer avbildning av en foersta maengd data paa en andra maengd samt adressoeversaettare

Info

Publication number
SE458887B
SE458887B SE8203996A SE8203996A SE458887B SE 458887 B SE458887 B SE 458887B SE 8203996 A SE8203996 A SE 8203996A SE 8203996 A SE8203996 A SE 8203996A SE 458887 B SE458887 B SE 458887B
Authority
SE
Sweden
Prior art keywords
address
memory
translation
group
signals
Prior art date
Application number
SE8203996A
Other languages
English (en)
Swedish (sv)
Other versions
SE8203996L (sv
SE8203996D0 (sv
Inventor
T J Gilligan
Original Assignee
Ampex
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ampex filed Critical Ampex
Publication of SE8203996D0 publication Critical patent/SE8203996D0/xx
Publication of SE8203996L publication Critical patent/SE8203996L/xx
Publication of SE458887B publication Critical patent/SE458887B/sv

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/76—Masking faults in memories by using spares or by reconfiguring using address translation or modifications
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0638—Combination of memories, e.g. ROM and RAM such as to permit replacement or supplementing of words in one module by words in another module

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Image Processing (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Storage Device Security (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
SE8203996A 1981-06-30 1982-06-29 Saett och anordning foer avbildning av en foersta maengd data paa en andra maengd samt adressoeversaettare SE458887B (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/279,204 US4497020A (en) 1981-06-30 1981-06-30 Selective mapping system and method

Publications (3)

Publication Number Publication Date
SE8203996D0 SE8203996D0 (sv) 1982-06-29
SE8203996L SE8203996L (sv) 1982-12-31
SE458887B true SE458887B (sv) 1989-05-16

Family

ID=23068064

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8203996A SE458887B (sv) 1981-06-30 1982-06-29 Saett och anordning foer avbildning av en foersta maengd data paa en andra maengd samt adressoeversaettare

Country Status (7)

Country Link
US (1) US4497020A (fr)
JP (1) JPH061453B2 (fr)
DE (1) DE3224216A1 (fr)
FR (1) FR2508675B1 (fr)
GB (2) GB2101373B (fr)
IT (1) IT1148974B (fr)
SE (1) SE458887B (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62171548A (ja) * 1986-01-23 1987-07-28 Nissan Motor Co Ltd 伝動ベルト
JP2505097Y2 (ja) * 1989-06-30 1996-07-24 由紀夫 尾曽 Ｖベルト
US5319777A (en) * 1990-10-16 1994-06-07 Sinper Corporation System and method for storing and retrieving information from a multidimensional array
US5235613A (en) * 1992-03-02 1993-08-10 The Boeing Company Frequency hopping method and apparatus
US5922514A (en) * 1997-09-17 1999-07-13 Dale Electronics, Inc. Thick film low value high frequency inductor, and method of making the same
US7213123B2 (en) * 2002-10-24 2007-05-01 International Business Machines Corporation Method and apparatus for mapping debugging information when debugging integrated executables in a heterogeneous architecture

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL281825A (fr) * 1961-08-08
US3222653A (en) * 1961-09-18 1965-12-07 Ibm Memory system for using a memory despite the presence of defective bits therein
US3311888A (en) * 1963-04-12 1967-03-28 Ibm Method and apparatus for addressing a memory
US3311887A (en) * 1963-04-12 1967-03-28 Ibm File memory system with key to address transformation apparatus
US3245049A (en) * 1963-12-24 1966-04-05 Ibm Means for correcting bad memory bits by bit address storage
US3350690A (en) * 1964-02-25 1967-10-31 Ibm Automatic data correction for batchfabricated memories
US3331058A (en) * 1964-12-24 1967-07-11 Fairchild Camera Instr Co Error free memory
US3422402A (en) * 1965-12-29 1969-01-14 Ibm Memory systems for using storage devices containing defective bits
US3434116A (en) * 1966-06-15 1969-03-18 Ibm Scheme for circumventing bad memory cells
US3432812A (en) * 1966-07-15 1969-03-11 Ibm Memory system
US3544777A (en) * 1967-11-06 1970-12-01 Trw Inc Two memory self-correcting system
US3541525A (en) * 1968-04-19 1970-11-17 Rca Corp Memory system with defective storage locations
US3601812A (en) * 1969-01-22 1971-08-24 Rca Corp Memory system
US3633175A (en) * 1969-05-15 1972-01-04 Honeywell Inc Defect-tolerant digital memory system
FR10582E (fr) * 1970-06-29 1909-07-30 Paul Alexis Victor Lerolle Jeu de serrures avec passe-partout
DE2257727C2 (de) * 1972-11-24 1975-01-02 Siemens Ag, 1000 Berlin Und 8000 Muenchen Verfahren zur schrittweisen Umwertung von Informationen, insbesondere von mehrsteWgen Kennzahlen In Fernmeide-, insbesondere Femsprechvermittkingsanlagen
US3914747A (en) * 1974-02-26 1975-10-21 Periphonics Corp Memory having non-fixed relationships between addresses and storage locations
GB1472885A (en) * 1974-05-01 1977-05-11 Int Computers Ltd Digital code conversion arrangements
JPS5721799B2 (fr) * 1975-02-01 1982-05-10
US4028683A (en) * 1975-10-16 1977-06-07 Bell Telephone Laboratories, Incorporated Memory patching circuit with counter
US4028684A (en) * 1975-10-16 1977-06-07 Bell Telephone Laboratories, Incorporated Memory patching circuit with repatching capability
US4028679A (en) * 1975-10-16 1977-06-07 Bell Telephone Laboratories, Incorporated Memory patching circuit with increased capability
JPS5332633A (en) * 1976-09-08 1978-03-28 Hitachi Ltd Information processing unit
US4058851A (en) * 1976-10-18 1977-11-15 Sperry Rand Corporation Conditional bypass of error correction for dual memory access time selection
JPS54119847A (en) * 1978-03-09 1979-09-18 Fujitsu Ltd Memory unit
JPS5528564A (en) * 1978-08-19 1980-02-29 Fujitsu Ltd Memory system
US4310901A (en) * 1979-06-11 1982-01-12 Electronic Memories & Magnetics Corporation Address mapping for memory
US4713332A (en) * 1984-01-13 1987-12-15 The Ontario Cancer Institute T cell specific CDNA clone
EP0660831A1 (fr) * 1992-09-15 1995-07-05 Novo Nordisk A/S Compose fongicide

Also Published As

Publication number Publication date
GB2160341B (en) 1986-05-21
GB2160341A (en) 1985-12-18
SE8203996L (sv) 1982-12-31
FR2508675A1 (fr) 1982-12-31
FR2508675B1 (fr) 1988-08-26
JPS589300A (ja) 1983-01-19
US4497020A (en) 1985-01-29
GB2101373B (en) 1986-04-23
JPH061453B2 (ja) 1994-01-05
DE3224216A1 (de) 1983-02-10
IT1148974B (it) 1986-12-03
GB2101373A (en) 1983-01-12
SE8203996D0 (sv) 1982-06-29
IT8248710A0 (it) 1982-06-28
GB8517307D0 (en) 1985-08-14
DE3224216C2 (fr) 1989-03-30

Similar Documents

Publication Publication Date Title
US6430672B1 (en) Method for performing address mapping using two lookup tables
US6285607B1 (en) Memory system
US6304989B1 (en) Built-in spare row and column replacement analysis system for embedded memories
US6243790B1 (en) Methods and apparatus for re-arranging logical drives in a disk array apparatus
EP1365326A1 (fr) Controle de memoire flash
US20100318760A1 (en) Memory controller, nonvolatile storage device, and nonvolatile storage system
CN1254424A (zh) 存储器访问保护
US4254463A (en) Data processing system with address translation
US5652861A (en) System for interleaving memory modules and banks
US4979144A (en) IC memory card having start address latch and memory capacity output means
US6169685B1 (en) Content addressable memories
US6427212B1 (en) Data fault tolerance software apparatus and method
US6762965B2 (en) Method for integrating imperfect semiconductor memory devices in data processing apparatus
SE458887B (sv) Saett och anordning foer avbildning av en foersta maengd data paa en andra maengd samt adressoeversaettare
US7188274B2 (en) Memory repair analysis method and circuit
CN107544858A (zh) 基于物理区域和虚拟区域应用故障修复的存储器设备及其控制方法
CN106066832A (zh) 存取存储器模块/增加写入端口的方法以及存储器控制器
US10585793B2 (en) Allocating shared memory blocks to table entries to store in a memory device
SE458888B (sv) Saett vid digital dator foer tilldelning av oeversaettningsdata och nyckeltillstaand till dataminnen samt adressoeversaettare
US6226720B1 (en) Method for optimally configuring memory in a mixed interleave system
JPH10506212A (ja) メモリ管理
KR20080049824A (ko) 메모리 제어 방법, 기억 매체 및 장치와 정보 처리 장치
CN100561446C (zh) 通过间接寻址扩展存储空间的存取方法及其存取装置
US5710937A (en) Sorting apparatus
CN107533865B (zh) 半导体装置及信息写入/读取方法

Legal Events

Date Code Title Description
NUG Patent has lapsed

Ref document number: 8203996-7

Effective date: 19920109

Format of ref document f/p: F