SE456296B - Anordning och forfarande for taktendring - Google Patents

Anordning och forfarande for taktendring

Info

Publication number
SE456296B
SE456296B SE8008083A SE8008083A SE456296B SE 456296 B SE456296 B SE 456296B SE 8008083 A SE8008083 A SE 8008083A SE 8008083 A SE8008083 A SE 8008083A SE 456296 B SE456296 B SE 456296B
Authority
SE
Sweden
Prior art keywords
storage means
rate
samples
delay
length
Prior art date
Application number
SE8008083A
Other languages
English (en)
Swedish (sv)
Other versions
SE8008083L (sv
Inventor
S V Ahamed
Original Assignee
Western Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co filed Critical Western Electric Co
Publication of SE8008083L publication Critical patent/SE8008083L/
Publication of SE456296B publication Critical patent/SE456296B/sv

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/05—Electric or magnetic storage of signals before transmitting or retransmitting for changing the transmission rate

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
  • Arrangements For Transmission Of Measured Signals (AREA)
  • Pulse Circuits (AREA)
SE8008083A 1979-11-23 1980-11-18 Anordning och forfarande for taktendring SE456296B (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/096,690 US4316061A (en) 1979-11-23 1979-11-23 Minimal delay rate-change circuits

Publications (2)

Publication Number Publication Date
SE8008083L SE8008083L (sv) 1981-05-24
SE456296B true SE456296B (sv) 1988-09-19

Family

ID=22258604

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8008083A SE456296B (sv) 1979-11-23 1980-11-18 Anordning och forfarande for taktendring

Country Status (9)

Country Link
US (1) US4316061A (de)
JP (2) JPS5693446A (de)
CA (1) CA1164112A (de)
DE (1) DE3044037C2 (de)
FR (1) FR2470494B1 (de)
GB (1) GB2064921B (de)
IT (1) IT1134421B (de)
NL (1) NL185644C (de)
SE (1) SE456296B (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4410981A (en) * 1981-01-28 1983-10-18 Rca Corporation Simplified transmission system for sequential time-compression of two signals
GB2109197B (en) * 1981-10-13 1985-12-04 Standard Telephones Cables Ltd Radio system
GB2132856B (en) * 1982-10-29 1986-09-10 Matsushita Electric Ind Co Ltd Signal conversion method and video tape recorder employing the same method
FR2547080B1 (fr) * 1983-06-03 1985-08-30 Europ Agence Spatiale Procede et dispositif de verification du fonctionnement d'equipements numeriques fournissant un train de donnees a frequence elevee
NL8500841A (nl) * 1985-03-22 1986-10-16 Philips Nv Kodeer- of dekodeerschakeling voor tijdmultiplex en simultane signalen.
US5978831A (en) * 1991-03-07 1999-11-02 Lucent Technologies Inc. Synchronous multiprocessor using tasks directly proportional in size to the individual processors rates
US5940437A (en) * 1995-01-03 1999-08-17 Intel Corporation System and method for reducing the peak load on the processor of a block processing modem
FI100928B (fi) * 1996-07-05 1998-03-13 Nokia Telecommunications Oy Tiedonsiirtomenetelmä
US6836852B2 (en) * 2001-10-29 2004-12-28 Agilent Technologies, Inc. Method for synchronizing multiple serial data streams using a plurality of clock signals

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3135947A (en) * 1960-06-15 1964-06-02 Collins Radio Corp Variable bit-rate converter
GB1017591A (en) * 1961-07-07 1966-01-19 Ass Elect Ind Improvements relating to multiplex transmission systems
US3781822A (en) * 1972-08-09 1973-12-25 Bell Telephone Labor Inc Data rate-changing and reordering circuits
JPS5727627B2 (de) * 1972-08-28 1982-06-11
US3975763A (en) * 1973-04-30 1976-08-17 Victor Company Of Japan, Limited Signal time compression or expansion system
US4210781A (en) * 1977-12-16 1980-07-01 Sanyo Electric Co., Ltd. Sound synthesizing apparatus

Also Published As

Publication number Publication date
IT8026177A0 (it) 1980-11-21
NL8006374A (nl) 1981-06-16
GB2064921B (en) 1984-02-08
IT1134421B (it) 1986-08-13
GB2064921A (en) 1981-06-17
FR2470494B1 (fr) 1985-10-25
SE8008083L (sv) 1981-05-24
JPS648860U (de) 1989-01-18
NL185644B (nl) 1990-01-02
US4316061A (en) 1982-02-16
JPH0441646Y2 (de) 1992-09-30
DE3044037C2 (de) 1985-06-27
FR2470494A1 (fr) 1981-05-29
DE3044037A1 (de) 1981-05-27
NL185644C (nl) 1990-06-01
JPS5693446A (en) 1981-07-29
CA1164112A (en) 1984-03-20

Similar Documents

Publication Publication Date Title
EP0151653B1 (de) Vorrichtung zur Parallel-Serien/Serien-Parallelwandlung von aus variabler Länge bestehenden Bitkonfigurationen
US4553090A (en) Method and apparatus for testing a logic circuit using parallel to serial and serial to parallel conversion
GB1563620A (en) Multistage sorter with concurrent access to interstage buffer memories
SE456296B (sv) Anordning och forfarande for taktendring
Helttula et al. Graphical specification of algorithm animations with Aladdin
US4797806A (en) High speed serial pixel neighborhood processor and method
JPH0668732B2 (ja) 情報処理装置のスキヤン方式
JP2566206B2 (ja) 逐次近似レジスタ
US3775753A (en) Vector order computing system
US5269012A (en) Stack memory system including an address buffer for generating a changed address by inverting an address bit
JPS5837883A (ja) メモリ・アドレシング装置
EP0806007B1 (de) Parametrisierbares steuermodul mit ersten und zweiten ladbaren zählern, elektronischer schaltkreis mit mehreren derartig parametrisierten steuermodulen und verfahren zur synthese eines solchen schaltkreises
US4380051A (en) High speed digital divider having normalizing circuitry
US4153944A (en) Method and arrangement for buffering data
US6871256B2 (en) Method and arrangement in a stack having a memory segmented into data groups having a plurality of elements
US4604726A (en) Sorting apparatus
Vai et al. Real-time maximum value determination on an easily testable VLSI architecture
JPS5947394B2 (ja) 可変長二次元シストレジスタ
KR930009666B1 (ko) 기억장치 액세스기구
SU976438A1 (ru) Устройство дл определени длины строки символов
SU1434431A2 (ru) Устройство дл организации очереди
SU1086425A2 (ru) Устройство дл упор доченной выборки значений параметра
SU1617433A1 (ru) Устройство дл поиска чисел с заданным рангом
SU1092494A2 (ru) Устройство дл сортировки чисел
SU1196866A1 (ru) Устройство дл распределени заданий процессорам

Legal Events

Date Code Title Description
NAL Patent in force

Ref document number: 8008083-1

Format of ref document f/p: F

NUG Patent has lapsed

Ref document number: 8008083-1

Format of ref document f/p: F