SE456051B - Digital processoranordning anordnad for pipeline-databehandlingsoperationer - Google Patents

Digital processoranordning anordnad for pipeline-databehandlingsoperationer

Info

Publication number
SE456051B
SE456051B SE8100735A SE8100735A SE456051B SE 456051 B SE456051 B SE 456051B SE 8100735 A SE8100735 A SE 8100735A SE 8100735 A SE8100735 A SE 8100735A SE 456051 B SE456051 B SE 456051B
Authority
SE
Sweden
Prior art keywords
processor
during
instruction
register
word
Prior art date
Application number
SE8100735A
Other languages
English (en)
Swedish (sv)
Other versions
SE8100735L (sv
Inventor
J R Boddie
J S Thompson
Original Assignee
Western Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co filed Critical Western Electric Co
Publication of SE8100735L publication Critical patent/SE8100735L/xx
Publication of SE456051B publication Critical patent/SE456051B/sv

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/30072Arrangements for executing specific machine instructions to perform conditional operations, e.g. using predicates or guards
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842Speculative instruction execution
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01GCAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
    • H01G9/00Electrolytic capacitors, rectifiers, detectors, switching devices, light-sensitive or temperature-sensitive devices; Processes of their manufacture
    • H01G9/20Light-sensitive devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
SE8100735A 1980-02-11 1981-01-30 Digital processoranordning anordnad for pipeline-databehandlingsoperationer SE456051B (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12005980A 1980-02-11 1980-02-11

Publications (2)

Publication Number Publication Date
SE8100735L SE8100735L (sv) 1981-08-12
SE456051B true SE456051B (sv) 1988-08-29

Family

ID=22388030

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8100735A SE456051B (sv) 1980-02-11 1981-01-30 Digital processoranordning anordnad for pipeline-databehandlingsoperationer

Country Status (10)

Country Link
JP (1) JPS56149648A (es)
BE (1) BE887451A (es)
CA (1) CA1155231A (es)
DE (1) DE3104256A1 (es)
ES (1) ES8201745A1 (es)
FR (1) FR2475763A1 (es)
GB (1) GB2069733B (es)
IT (1) IT1135394B (es)
NL (1) NL8100631A (es)
SE (1) SE456051B (es)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4589065A (en) * 1983-06-30 1986-05-13 International Business Machines Corporation Mechanism for implementing one machine cycle executable trap instructions in a primitive instruction set computing system
GB8401807D0 (en) * 1984-01-24 1984-02-29 Int Computers Ltd Pipelined data processing apparatus
US4755966A (en) * 1985-06-28 1988-07-05 Hewlett-Packard Company Bidirectional branch prediction and optimization
JP3881763B2 (ja) 1998-02-09 2007-02-14 株式会社ルネサステクノロジ データ処理装置
GB2343973B (en) * 1998-02-09 2000-07-12 Mitsubishi Electric Corp Data processing device for scheduling conditional operation instructions in a program sequence
CN113485748B (zh) * 2021-05-31 2022-08-12 上海卫星工程研究所 卫星条件指令系统及其执行方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3728692A (en) * 1971-08-31 1973-04-17 Ibm Instruction selection in a two-program counter instruction unit
BE789583A (fr) * 1971-10-01 1973-02-01 Sanders Associates Inc Appareil de controle de programme pour machine de traitement del'information

Also Published As

Publication number Publication date
FR2475763B1 (es) 1984-05-04
JPS56149648A (en) 1981-11-19
SE8100735L (sv) 1981-08-12
BE887451A (fr) 1981-06-01
NL8100631A (nl) 1981-09-01
GB2069733A (en) 1981-08-26
FR2475763A1 (fr) 1981-08-14
DE3104256C2 (es) 1991-06-27
IT1135394B (it) 1986-08-20
CA1155231A (en) 1983-10-11
ES499277A0 (es) 1982-01-16
ES8201745A1 (es) 1982-01-16
DE3104256A1 (de) 1982-03-18
IT8119634A0 (it) 1981-02-10
JPS619648B2 (es) 1986-03-25
GB2069733B (en) 1984-09-12

Similar Documents

Publication Publication Date Title
US3304418A (en) Binary-coded decimal adder with radix correction
US4604695A (en) Nibble and word addressable memory arrangement
US4099229A (en) Variable architecture digital computer
US3462741A (en) Automatic control of peripheral processors
US5706460A (en) Variable architecture computer with vector parallel processor and using instructions with variable length fields
US4228498A (en) Multibus processor for increasing execution speed using a pipeline effect
EP0689128A1 (en) Computer instruction compression
US4539635A (en) Pipelined digital processor arranged for conditional operation
US4943915A (en) Apparatus and method for synchronization of a coprocessor unit in a pipelined central processing unit
Carpenter et al. The other Turing machine
KR860001433B1 (ko) Rom을 사용하여 10진 승산을 수행하는 데이터 프로세서
US4462102A (en) Method and apparatus for checking the parity of disassociated bit groups
CA1223664A (en) Address computation system for digital processing apparatus
EP0173040B1 (en) Vector processing system
US6092183A (en) Data processor for processing a complex instruction by dividing it into executing units
SE456051B (sv) Digital processoranordning anordnad for pipeline-databehandlingsoperationer
US4598358A (en) Pipelined digital signal processor using a common data and control bus
US3001708A (en) Central control circuit for computers
EP0725336A2 (en) Information processor
JPS60103482A (ja) ベクトル処理能力を有するデ−タ処理装置
GB933066A (en) Computer indexing system
US4947358A (en) Normalizer for determining the positions of bits that are set in a mask
US4615016A (en) Apparatus for performing simplified decimal multiplication by stripping leading zeroes
US3293420A (en) Computer with compatible multiplication and division
CA1233905A (en) Decimal digit processing apparatus and method

Legal Events

Date Code Title Description
NUG Patent has lapsed

Ref document number: 8100735-3

Effective date: 19910805

Format of ref document f/p: F