GB2069733B - Conditional instruction execution in a pipelined processor - Google Patents

Conditional instruction execution in a pipelined processor

Info

Publication number
GB2069733B
GB2069733B GB8104139A GB8104139A GB2069733B GB 2069733 B GB2069733 B GB 2069733B GB 8104139 A GB8104139 A GB 8104139A GB 8104139 A GB8104139 A GB 8104139A GB 2069733 B GB2069733 B GB 2069733B
Authority
GB
United Kingdom
Prior art keywords
instruction execution
conditional instruction
pipelined processor
pipelined
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB8104139A
Other versions
GB2069733A (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
Western Electric Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co Inc filed Critical Western Electric Co Inc
Publication of GB2069733A publication Critical patent/GB2069733A/en
Application granted granted Critical
Publication of GB2069733B publication Critical patent/GB2069733B/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30072—Arrangements for executing specific machine instructions to perform conditional operations, e.g. using predicates or guards
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
    • H01G9/00—Electrolytic capacitors, rectifiers, detectors, switching devices, light-sensitive or temperature-sensitive devices; Processes of their manufacture
    • H01G9/20—Light-sensitive devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
GB8104139A 1980-02-11 1981-02-11 Conditional instruction execution in a pipelined processor Expired GB2069733B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12005980A 1980-02-11 1980-02-11

Publications (2)

Publication Number Publication Date
GB2069733A GB2069733A (en) 1981-08-26
GB2069733B true GB2069733B (en) 1984-09-12

Family

ID=22388030

Family Applications (1)

Application Number Title Priority Date Filing Date
GB8104139A Expired GB2069733B (en) 1980-02-11 1981-02-11 Conditional instruction execution in a pipelined processor

Country Status (10)

Country Link
JP (1) JPS56149648A (en)
BE (1) BE887451A (en)
CA (1) CA1155231A (en)
DE (1) DE3104256A1 (en)
ES (1) ES8201745A1 (en)
FR (1) FR2475763A1 (en)
GB (1) GB2069733B (en)
IT (1) IT1135394B (en)
NL (1) NL8100631A (en)
SE (1) SE456051B (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4589065A (en) * 1983-06-30 1986-05-13 International Business Machines Corporation Mechanism for implementing one machine cycle executable trap instructions in a primitive instruction set computing system
GB8401807D0 (en) * 1984-01-24 1984-02-29 Int Computers Ltd Pipelined data processing apparatus
US4755966A (en) * 1985-06-28 1988-07-05 Hewlett-Packard Company Bidirectional branch prediction and optimization
JP3881763B2 (en) 1998-02-09 2007-02-14 株式会社ルネサステクノロジ Data processing device
GB2343973B (en) * 1998-02-09 2000-07-12 Mitsubishi Electric Corp Data processing device for scheduling conditional operation instructions in a program sequence
CN113485748B (en) * 2021-05-31 2022-08-12 上海卫星工程研究所 Satellite condition instruction system and execution method thereof

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3728692A (en) * 1971-08-31 1973-04-17 Ibm Instruction selection in a two-program counter instruction unit
BE789583A (en) * 1971-10-01 1973-02-01 Sanders Associates Inc PROGRAM CONTROL APPARATUS FOR DATA PROCESSING MACHINE

Also Published As

Publication number Publication date
FR2475763B1 (en) 1984-05-04
JPS56149648A (en) 1981-11-19
SE8100735L (en) 1981-08-12
BE887451A (en) 1981-06-01
NL8100631A (en) 1981-09-01
GB2069733A (en) 1981-08-26
FR2475763A1 (en) 1981-08-14
DE3104256C2 (en) 1991-06-27
IT1135394B (en) 1986-08-20
CA1155231A (en) 1983-10-11
ES499277A0 (en) 1982-01-16
ES8201745A1 (en) 1982-01-16
DE3104256A1 (en) 1982-03-18
IT8119634A0 (en) 1981-02-10
SE456051B (en) 1988-08-29
JPS619648B2 (en) 1986-03-25

Similar Documents

Publication Publication Date Title
GB2077965B (en) Data processing unit with pipelined operands
DE3271063D1 (en) Instruction prefetching data processing apparatus including a conditional branch instruction predictor
DE3479251D1 (en) A data processor with a branch target instruction storage
EP0463976A3 (en) Data prefetch instruction in a reduced instruction set processor
GB2016755B (en) Instruction set modifier register
GB2168509B (en) Matrix-vector multiplication processor
HK2988A (en) An array processor architecture utilizing modular elemental processors
DE68928374D1 (en) Data processor with zero execution cycle for a conditional jump instruction
JPS5760443A (en) Interrupt processor
GB2013008A (en) Data processing system using a separate input/output processor
MX161410A (en) IMPROVEMENTS TO ELECTROSTATOGRAPHIC REPRODUCTIVE APPLIANCE THAT EMPLOYS A SEPARABLE PROCESSING CARTRIDGE
DE3265344D1 (en) Cash-register with a computer
JPS57172445A (en) Information processor executing decimal multiplication using read only memory
EP0465328A3 (en) Branch elimination in a reduced instruction set processor
DE3379122D1 (en) Digital computer for executing multiple instruction sets in a simultaneous-interleaved fashion
EP0111952A3 (en) Verification of a processor architecture having a partial instruction set
JPS54127633A (en) Operand pickup mechanism
EP0164451A3 (en) An arithmetic processing unit for executing a floating point operation
GB2069733B (en) Conditional instruction execution in a pipelined processor
KR950701099A (en) FAST INSTRUCTION DECODING IN A PIPELINE PROCESSOR
EP0497579A3 (en) Circuit for executing conditional branch instructions in a pipelined processor
ZA835127B (en) Separate resetting of processors in a multiprocessor control
EP0150506A3 (en) Instruction processor
GB2130771B (en) Incrementer for operating on n-digit operands
DE2966069D1 (en) Instruction fetch control system in a computer

Legal Events

Date Code Title Description
PE20 Patent expired after termination of 20 years

Effective date: 20010210