NL8100631A - Gepijplijnde digitale processor geschikt voor een voorwaardelijke werking. - Google Patents
Gepijplijnde digitale processor geschikt voor een voorwaardelijke werking. Download PDFInfo
- Publication number
- NL8100631A NL8100631A NL8100631A NL8100631A NL8100631A NL 8100631 A NL8100631 A NL 8100631A NL 8100631 A NL8100631 A NL 8100631A NL 8100631 A NL8100631 A NL 8100631A NL 8100631 A NL8100631 A NL 8100631A
- Authority
- NL
- Netherlands
- Prior art keywords
- during
- word
- interval
- instruction
- processor
- Prior art date
Links
- 230000014509 gene expression Effects 0.000 claims description 25
- 238000012545 processing Methods 0.000 claims description 24
- 238000012360 testing method Methods 0.000 claims description 14
- 230000004044 response Effects 0.000 claims description 7
- 238000004364 calculation method Methods 0.000 claims description 5
- 239000000523 sample Substances 0.000 claims description 3
- 230000000903 blocking effect Effects 0.000 claims 3
- 230000015654 memory Effects 0.000 description 82
- 230000006870 function Effects 0.000 description 24
- 238000000034 method Methods 0.000 description 14
- 238000012546 transfer Methods 0.000 description 13
- 238000009825 accumulation Methods 0.000 description 9
- 230000008569 process Effects 0.000 description 8
- 230000000694 effects Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 238000011156 evaluation Methods 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 241000195493 Cryptophyta Species 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 2
- 238000003556 assay Methods 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 238000004422 calculation algorithm Methods 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000004590 computer program Methods 0.000 description 1
- 238000012790 confirmation Methods 0.000 description 1
- 125000004122 cyclic group Chemical group 0.000 description 1
- 238000012854 evaluation process Methods 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 230000003446 memory effect Effects 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
- 230000002085 persistent effect Effects 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 238000011112 process operation Methods 0.000 description 1
- 210000003371 toe Anatomy 0.000 description 1
- 238000010977 unit operation Methods 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30072—Arrangements for executing specific machine instructions to perform conditional operations, e.g. using predicates or guards
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3842—Speculative instruction execution
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
- H01G9/00—Electrolytic capacitors, rectifiers, detectors, switching devices, light-sensitive or temperature-sensitive devices; Processes of their manufacture
- H01G9/20—Light-sensitive devices
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12005980A | 1980-02-11 | 1980-02-11 | |
| US12005980 | 1980-02-11 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| NL8100631A true NL8100631A (nl) | 1981-09-01 |
Family
ID=22388030
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| NL8100631A NL8100631A (nl) | 1980-02-11 | 1981-02-10 | Gepijplijnde digitale processor geschikt voor een voorwaardelijke werking. |
Country Status (10)
| Country | Link |
|---|---|
| JP (1) | JPS56149648A (es) |
| BE (1) | BE887451A (es) |
| CA (1) | CA1155231A (es) |
| DE (1) | DE3104256A1 (es) |
| ES (1) | ES499277A0 (es) |
| FR (1) | FR2475763A1 (es) |
| GB (1) | GB2069733B (es) |
| IT (1) | IT1135394B (es) |
| NL (1) | NL8100631A (es) |
| SE (1) | SE456051B (es) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4589065A (en) * | 1983-06-30 | 1986-05-13 | International Business Machines Corporation | Mechanism for implementing one machine cycle executable trap instructions in a primitive instruction set computing system |
| GB8401807D0 (en) * | 1984-01-24 | 1984-02-29 | Int Computers Ltd | Pipelined data processing apparatus |
| US4755966A (en) * | 1985-06-28 | 1988-07-05 | Hewlett-Packard Company | Bidirectional branch prediction and optimization |
| GB2343973B (en) * | 1998-02-09 | 2000-07-12 | Mitsubishi Electric Corp | Data processing device for scheduling conditional operation instructions in a program sequence |
| JP3881763B2 (ja) | 1998-02-09 | 2007-02-14 | 株式会社ルネサステクノロジ | データ処理装置 |
| CN113485748B (zh) * | 2021-05-31 | 2022-08-12 | 上海卫星工程研究所 | 卫星条件指令系统及其执行方法 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3728692A (en) * | 1971-08-31 | 1973-04-17 | Ibm | Instruction selection in a two-program counter instruction unit |
| BE789583A (fr) * | 1971-10-01 | 1973-02-01 | Sanders Associates Inc | Appareil de controle de programme pour machine de traitement del'information |
-
1981
- 1981-01-30 SE SE8100735A patent/SE456051B/sv not_active IP Right Cessation
- 1981-02-07 DE DE3104256A patent/DE3104256A1/de active Granted
- 1981-02-09 FR FR8102496A patent/FR2475763A1/fr active Granted
- 1981-02-10 CA CA000370508A patent/CA1155231A/en not_active Expired
- 1981-02-10 IT IT19634/81A patent/IT1135394B/it active
- 1981-02-10 JP JP1758681A patent/JPS56149648A/ja active Granted
- 1981-02-10 NL NL8100631A patent/NL8100631A/nl not_active Application Discontinuation
- 1981-02-10 BE BE0/203750A patent/BE887451A/fr unknown
- 1981-02-10 ES ES499277A patent/ES499277A0/es active Granted
- 1981-02-11 GB GB8104139A patent/GB2069733B/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| IT1135394B (it) | 1986-08-20 |
| FR2475763B1 (es) | 1984-05-04 |
| GB2069733B (en) | 1984-09-12 |
| CA1155231A (en) | 1983-10-11 |
| SE456051B (sv) | 1988-08-29 |
| GB2069733A (en) | 1981-08-26 |
| JPS56149648A (en) | 1981-11-19 |
| ES8201745A1 (es) | 1982-01-16 |
| DE3104256C2 (es) | 1991-06-27 |
| ES499277A0 (es) | 1982-01-16 |
| DE3104256A1 (de) | 1982-03-18 |
| JPS619648B2 (es) | 1986-03-25 |
| SE8100735L (sv) | 1981-08-12 |
| BE887451A (fr) | 1981-06-01 |
| FR2475763A1 (fr) | 1981-08-14 |
| IT8119634A0 (it) | 1981-02-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100242617B1 (ko) | 파이프 라인 컴퓨터 시스템 | |
| EP0071028B1 (en) | Instructionshandling unit in a data processing system with instruction substitution and method of operation | |
| DE60004640T2 (de) | Verfahren und vorrichtung für sprungvorhersage unter verwendung einer hybriden branch-history mit gemeinsamer zugriffsstruktur | |
| US4763255A (en) | Method for generating short form instructions in an optimizing compiler | |
| US4454578A (en) | Data processing unit with pipelined operands | |
| US4179731A (en) | Microprogrammed control system | |
| EP0320098B1 (en) | Jump prediction | |
| US4539635A (en) | Pipelined digital processor arranged for conditional operation | |
| US3988719A (en) | Microprogrammed data processing systems | |
| US5091853A (en) | Chained addressing mode pipelined processor which merges separately decoded parts of a multiple operation instruction | |
| JPH04229326A (ja) | スカラ命令の並列実行を得る方法およびシステム | |
| EP0207519B1 (en) | Data processor | |
| WO1989006397A2 (en) | Method for prefetching vector data from memory in a memory system designed for scalar processing | |
| KR102379894B1 (ko) | 벡터 연산들 수행시의 어드레스 충돌 관리 장치 및 방법 | |
| US5220656A (en) | System for selecting control parameter for microinstruction execution unit using parameters and parameter selection signal decoded from instruction | |
| US4317170A (en) | Microinstruction controlled data processing system including micro-instructions with data align control feature | |
| WO2015144517A1 (en) | Branch predictor history recovery in pipelined computer architectures employing branch prediction and branch delay slots of variable size | |
| CN107851007B (zh) | 宽数据类型的比较的方法和装置 | |
| US5859994A (en) | Apparatus and method for modifying instruction length decoding in a computer processor | |
| JPH07104784B2 (ja) | デジタルデータ処理装置 | |
| NL8100631A (nl) | Gepijplijnde digitale processor geschikt voor een voorwaardelijke werking. | |
| US6092183A (en) | Data processor for processing a complex instruction by dividing it into executing units | |
| US4598358A (en) | Pipelined digital signal processor using a common data and control bus | |
| US11106465B2 (en) | Vector add-with-carry instruction | |
| US5293499A (en) | Apparatus for executing a RISC store and RI instruction pair in two clock cycles |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| BT | A notification was added to the application dossier and made available to the public | ||
| BA | A request for search or an international-type search has been filed | ||
| BB | A search report has been drawn up | ||
| A85 | Still pending on 85-01-01 | ||
| BC | A request for examination has been filed | ||
| BV | The patent application has lapsed |