RU1798790C - Device for interface between computer and communication channels - Google Patents

Abstract

The invention relates to computer technology and is intended to organize the exchange of computers with a large number of serial communication channels. The aim of the invention is to increase the reliability of information transfer. The device comprises a parallel to serial converter 1, a transceiver 2, a decoder 3, a pulse generator 4, a frequency divider 5, a counting trigger 6, an OR element 7, a first group of triggers 8, a second group of triggers 9, a data bus 10, reset input 11, input write 12, read input 13, address bus 14, group of information outputs 15, group of inputs of signals for subscriber readiness 18, group of inputs for clock pulses 17, group of outputs for readiness of transmitter 18. 2 ill.

Description

. #

"Tl% J

Yu

00

Xi u o

(rigL

The invention relates to computer technology and is intended to organize the exchange of computers with a large number of serial communication channels.

The aim of the invention is to increase the reliability of information transfer.

Figure 1 presents a block diagram of a device; figure 2 is a temporary diagram of the operation of the node monitoring the availability of the subscriber's readiness for the communication channel to receive information ..:

The device comprises a multi-channel block 1 of reversible conversion of parallel code into serial, transceivers 2, decoder 3, pulse generator 4, frequency divider 5, counting trigger 6, OR element 7, first group of triggers 8, second group of triggers 9, data bus 10, reset input 11, write input 12, read input 13, address bus 14, group of information outputs 15, group of signal inputs Ready for subscriber 16, group of inputs for clock pulses 17, group of outputs for transmitter readiness 18.,. ,

The device in transmit mode operates as follows.

The signal at the reset input from the computer sets the device to its initial state. Then, setting the address code on the address bus 14, using the decoder 3, the required transceiver 2 is selected and set to the transmission mode by writing the corresponding words on the data bus 10 from the computer. The recording of information is accompanied by a signal at input 12;

Moreover, at the inputs 17 of the transceivers 2 may be present or absent; sync pulses from subscribers of the corresponding communication channels. If there are sync pulses, the latter support in unit 6: m state of triggers 8 of the first group, despite the periodic reset to zero state by the signal from the output of the OR element 7. /:

Otherwise, i.e. in the absence or disappearance of clock pulses at input 17, trigger 8. of the first group of the corresponding channel remains in the zero state. ; . ; :

The state of the outputs of the flip-flops 8 is transmitted to the second flip-flops 9, the outputs of which are connected to the input of the setting of the sign of Readiness of the subscriber 16 in the status register of the respective transceivers 2.

8 in accordance with the foregoing, by polling the status register of any transceiver 2, it is possible to determine the subscriber's readiness to receive information and only in case of a positive result record information in the output register of transceiver 2 to transfer it to the communication channel.

After setting the transceiver 2 to the transmission mode, output 18 shows the Ready signal of the transmitter, which can be received by the computer either by interruption or by millet, the status register of transceiver 2. The signal is used to enter the code of the symbol in its output register. to be transferred. The symbol code is transmitted to the communication channel through the output of the serial code 15 of the transceiver 2, the output register of the latter being clocked by clock pulses coming from the communication channel via the synchronization input 17.

After the transmission of the next character is completed, the Ready signal of the transmitter again appears at output 18, indicating the possibility of entering the next character in the output register.

The presence of a clock pulse can be monitored both before and during transmission, depending on the required reliability of information transmission.

Claims (1)

Formula invented and A device for interfacing a computer with communication channels, comprising a multichannel unit of reversible conversion of parallel code into a serial one consisting of n transceivers, a decoder, a pulse generator and an OR element, the information input-output of a parallel code, reset, write and read inputs of a multichannel reversible block the transformations are respectively the input-output and inputs of the device for connecting to a computer, a group of information outputs of a serial code and c the transmitter synchronization inputs are the output and input device groups for connecting to the communication channels, the transmitter readiness group are the outputs of the multichannel reversible conversion unit for generating an interrupt signal to the computer, and the group of transceiver sample inputs is connected to the outputs of the decoder, the information input which is the input of the device for connecting to the address bus of the computer, which means that, in order to to increase the reliability of information transfer, it additionally includes a frequency divider, a counting trigger, as well as the number of communication channels of the first and second trigger groups, the pulse generator through a frequency divider connected to the input of the counting trigger and the first input of the OR element, the second input of which is connected to direct output of the counting trigger, and the output with inputs. Resets the first group of triggers, the installation inputs of which are connected to the Logical unit level. 0 devices, and the synchronizing input of each of them - with the synchronization input of the corresponding transceiver, the inverse output of the counting trigger is connected to the synchronization inputs of the triggers of the second group, the installation inputs of which are connected to the corresponding outputs of the triggers of the first, group, and the outputs of each of them to the input of the sign of Ready the subscriber of the communication channel of the status register of the corresponding transceiver. Fig 2