RO80210B1 - Minicomputer-multiprocessor system interface - Google Patents
Minicomputer-multiprocessor system interfaceInfo
- Publication number
- RO80210B1 RO80210B1 RO103909A RO10390981A RO80210B1 RO 80210 B1 RO80210 B1 RO 80210B1 RO 103909 A RO103909 A RO 103909A RO 10390981 A RO10390981 A RO 10390981A RO 80210 B1 RO80210 B1 RO 80210B1
- Authority
- RO
- Romania
- Prior art keywords
- control
- programming
- multiprocessor system
- transfer
- computer
- Prior art date
Links
Landscapes
- Multi Processors (AREA)
Abstract
Inventia se refera la o interfata minicalculator - sistem multiprocesor, destinat transferului bidirectional paralel de data de 8 biti dintre un sistem de calcul asincron si unul sincron din domeniul controlului procron din domeniul controlului proceselor nucleare sau industriale supervizate de calculator. Un cuvînt de 8 biti este transferat în cursul unei instructiuni a minicalculatorului prin intermediul selectorului adrese si logica control, care comanda logica programare si citire, separatorul bidirectional de date si registrul control si stare, calea de date fiind deschisa în timpul transferului programabil, care este initial programat de miniclaculatorul prin intermediul logicii programare si citire si a registrului adese programare controlor. Inventia se poate utiliza în toate aplicatiile de achizitie, înregistrate de date si controlul proceselor de supervizarea calculatorului, precum si ca instrument în vederea testarii si omologarii sistemelor ci microprocesoare realizate, dînd posibilitatea transferului de date cerut atît de minicalculator cît si de sistemul multiprocesor. The invention relates to a mini-computer interface - a multiprocessor system for 8-bit bidirectional parallel transfer between an asynchronous computing system and a synchronous one in the proron control domain in the field of control of nuclear or industrial processes supervised by the computer. An 8-bit word is transferred during a miniclip instruction via the address selector and control logic commanding the programming and reading logic, the bidirectional data separator, and the control and status register, the data path being open during the programmable transfer, which is initially programmed by the miniclater via programming and reading logic and the controller's programming program. The invention can be used in all acquisition applications, recorded data and control of computer supervision processes, as well as an instrument for the testing and homologation of the systems, but the microprocessors have been made, enabling the transfer of data requested by both the minicomputer and the multiprocessor system.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| RO103909A RO80210B1 (en) | 1981-04-03 | 1981-04-03 | Minicomputer-multiprocessor system interface |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| RO103909A RO80210B1 (en) | 1981-04-03 | 1981-04-03 | Minicomputer-multiprocessor system interface |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| RO80210A2 RO80210A2 (en) | 1983-02-15 |
| RO80210B1 true RO80210B1 (en) | 1983-02-28 |
Family
ID=20109777
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| RO103909A RO80210B1 (en) | 1981-04-03 | 1981-04-03 | Minicomputer-multiprocessor system interface |
Country Status (1)
| Country | Link |
|---|---|
| RO (1) | RO80210B1 (en) |
-
1981
- 1981-04-03 RO RO103909A patent/RO80210B1/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| RO80210A2 (en) | 1983-02-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE68926036D1 (en) | Memory configuration for use in interfacing between a system controller for a multiprocessor system and the main memory | |
| GB1507485A (en) | Data processing system including a programmable logic array | |
| ATE206543T1 (en) | SECURED APPLICATION CARD FOR SHARING APPLICATION DATA AND PROCEDURES BETWEEN MULTIPLE MICROPROCESSORS | |
| ATE29607T1 (en) | PROGRAMMABLE LOGIC CONTROL. | |
| RO80210B1 (en) | Minicomputer-multiprocessor system interface | |
| DK276987D0 (en) | SYSTEM CONTROL FOR A MULTIProcessor System | |
| ES8106620A1 (en) | Secure data processing device. | |
| ES433887A1 (en) | A tracking device for a data processing system. (Machine-translation by Google Translate, not legally binding) | |
| FI56754C (en) | ANORDINATION FOER ATT INDICATOR ONORMAL PROGRAMAVVECKLING I EN PROCESSTYRANDE DATOR SOM ARBETAR I REALLTID PAO OLIKA PRIORITETSNIVAOER | |
| DE69429059D1 (en) | ADAPTIVE MEMORY CONTROL DEVICE FOR A SYMMETRICAL MULTI-PROCESSOR SYSTEM | |
| JPS6478362A (en) | One connection preparation of several data processors for central clock control multi-line system | |
| SU1564633A1 (en) | Device for addressing immediate-access memory | |
| RU2095846C1 (en) | Software-control device for logical control of electric drives and guarding alarm | |
| JPS57176471A (en) | Information processing system | |
| SU1231507A1 (en) | Device for exchanging information between two computers | |
| SU1001012A1 (en) | Programmable controller | |
| JPS6062299A (en) | Remote monitor controller | |
| SU993262A1 (en) | Information processing device | |
| SU970472A1 (en) | Regeneration control device | |
| SU590825A1 (en) | Coder | |
| JPS57113166A (en) | Data processor | |
| JPS5833764A (en) | Time monitor system | |
| SU1381533A1 (en) | Mathematical processor | |
| KR960018958A (en) | Main Memory Access Device Using Data Buffer When Performing Atomic Instruction in Multiprocessor System | |
| GB1537419A (en) | Digital information storage device |