NO922652L - PROCEDURE AND APPARATUS FOR CHECKING WRITING TO A COMPUTER - Google Patents

PROCEDURE AND APPARATUS FOR CHECKING WRITING TO A COMPUTER

Info

Publication number
NO922652L
NO922652L NO92922652A NO922652A NO922652L NO 922652 L NO922652 L NO 922652L NO 92922652 A NO92922652 A NO 92922652A NO 922652 A NO922652 A NO 922652A NO 922652 L NO922652 L NO 922652L
Authority
NO
Norway
Prior art keywords
control means
number code
writing
computer
data
Prior art date
Application number
NO92922652A
Other languages
Norwegian (no)
Other versions
NO922652D0 (en
Inventor
Jouko Laatikainen
Original Assignee
Raha Automaattiyhdistys
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Raha Automaattiyhdistys filed Critical Raha Automaattiyhdistys
Publication of NO922652L publication Critical patent/NO922652L/en
Publication of NO922652D0 publication Critical patent/NO922652D0/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/20—Address safety or protection circuits, i.e. arrangements for preventing unauthorized or accidental access
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/1425—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block
    • G06F12/1433—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block for a module or a part of a module
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/24—Memory cell safety or protection circuits, e.g. arrangements for preventing inadvertent reading or writing; Status cells; Test cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
    • G06F11/0757—Error or fault detection not based on redundancy by exceeding limits by exceeding a time limit, i.e. time-out, e.g. watchdogs

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Storage Device Security (AREA)
  • Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)

Abstract

Oppfinnelsen angår en fremgangsmåte og apparat til kontroll av skriving til et dataminne. Apparatet omfatter kontroll- organer (1-8) for dannelsen av et data- minneaktiveringssignal CE som svar på benyttelsen av en forutbestemt tallkode til kontrollorganene. Kontrollorganene omfatter en tidsstyringskrets 2 som startes ved å anvende en tallkode og som ___ hindrer dannelsen av dataminne- aktiveringssignalet CE når en forut- bestemt tid har gått fra anvendelsen av tallkoden. For forsering av skrivingen av lange datablokker inn i et dataminne, kjennetegnes oppfinnelsen ved at kontrollorganene videre omfatter organer (3,5,6) for omstart av koblingsorganet (2) innenfor et forutbestemt tids- intervall fra benyttelsen av tallkoden eller den tidligere dataminneskriveopera- sjonen som et resultat av en utfort dataminneskriveoperasjon.The invention relates to a method and apparatus for controlling writing to a computer memory. The apparatus comprises control means (1-8) for the generation of a data memory activation signal CE in response to the use of a predetermined number code for the control means. The control means comprises a timing control circuit 2 which is started by using a number code and which ___ prevents the formation of the data activation signal CE when a predetermined time has elapsed from the use of the number code. In order to force the writing of long data blocks into a data memory, the invention is characterized in that the control means further comprise means (3,5,6) for restarting the switching means (2) within a predetermined time interval from the use of the number code or the previous data writing operation. as a result of a performed computer writing operation.

NO922652A 1990-01-05 1992-07-03 PROCEDURE AND APPARATUS FOR CHECKING WRITING TO A COMPUTER NO922652D0 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI900063A FI86922C (en) 1990-01-05 1990-01-05 FOERFARANDE OCH ANORDNING FOER KONTROLLERING AV INSKRIVNING I ETT MINNE
PCT/FI1991/000005 WO1991010192A1 (en) 1990-01-05 1991-01-02 Method and apparatus for controlling writing to memory

Publications (2)

Publication Number Publication Date
NO922652L true NO922652L (en) 1992-07-03
NO922652D0 NO922652D0 (en) 1992-07-03

Family

ID=8529649

Family Applications (1)

Application Number Title Priority Date Filing Date
NO922652A NO922652D0 (en) 1990-01-05 1992-07-03 PROCEDURE AND APPARATUS FOR CHECKING WRITING TO A COMPUTER

Country Status (9)

Country Link
EP (1) EP0507811A1 (en)
JP (1) JPH05502957A (en)
AU (1) AU640442B2 (en)
CA (1) CA2070986A1 (en)
FI (1) FI86922C (en)
HU (1) HU207593B (en)
NO (1) NO922652D0 (en)
PL (1) PL292013A1 (en)
WO (1) WO1991010192A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1993007565A1 (en) * 1991-10-01 1993-04-15 Motorola, Inc. Memory write protection method and apparatus

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4493031A (en) * 1982-08-25 1985-01-08 At&T Bell Laboratories Memory write protection using timers
DE3325887A1 (en) * 1983-07-19 1985-01-31 Bosch Gmbh Robert METHOD AND DEVICE FOR PROTECTING THE INFORMATION ENTERED BY MEANS OF A KEYBOARD IN A RAM
US4796235A (en) * 1987-07-22 1989-01-03 Motorola, Inc. Write protect mechanism for non-volatile memory

Also Published As

Publication number Publication date
HU207593B (en) 1993-04-28
FI900063A0 (en) 1990-01-05
CA2070986A1 (en) 1991-07-06
AU6973891A (en) 1991-07-24
PL292013A1 (en) 1992-03-23
EP0507811A1 (en) 1992-10-14
FI86922B (en) 1992-07-15
FI900063A (en) 1991-07-06
WO1991010192A1 (en) 1991-07-11
AU640442B2 (en) 1993-08-26
NO922652D0 (en) 1992-07-03
HUT61109A (en) 1992-11-30
FI86922C (en) 1992-10-26
HU9202106D0 (en) 1992-10-28
JPH05502957A (en) 1993-05-20

Similar Documents

Publication Publication Date Title
ATE68307T1 (en) VIDEO DEVICE FOR CORRECTING TIME BASE ERROR AND COMPENSATING LOSS OF SIGNAL.
JPS56153460A (en) Backup method for file
ATE112907T1 (en) MATCHING METHOD FOR REDUCING WAITING TIME JITTER AND ARRANGEMENT FOR IMPLEMENTING THE METHOD.
NO922652L (en) PROCEDURE AND APPARATUS FOR CHECKING WRITING TO A COMPUTER
JPS5443422A (en) Method and apparatus for character code extension of display unit
JPS5690644A (en) Synchronization system
JPS53121429A (en) Duplex memory unit
FR2332570A1 (en) Data output verification or control system - has switching stage having control unit which produces signals as function of image test switch
JPS57137942A (en) Instruction advance-taking control system
JPS5714961A (en) File control system
JPS57115361A (en) Printing system for oblique character
JPS5280837A (en) Control method of copier and the ichi shimizu (3)
DE59207256D1 (en) METHOD FOR CONTROLLING A SWITCHING DEVICE
SU1211867A1 (en) Device for checking pulse sequence
JPS5710802A (en) Sequence control device
JPS5760449A (en) Main memoty control device
JPS6481043A (en) System for testing data processor
JPS56162149A (en) Data transfer device
JPS5420628A (en) Data output device
JPS55138954A (en) Faulty time holding system
JPS5582385A (en) Print control unit in line printer
JPS5725043A (en) Microprogram controlling system
JPS5234306A (en) Operation controller for reversible motor
KR940012098A (en) Monitor control device and its driving method
JPS57125944A (en) Hard copy controller