NO320344B1 - Kretselement - Google Patents

Kretselement Download PDF

Info

Publication number
NO320344B1
NO320344B1 NO20035537A NO20035537A NO320344B1 NO 320344 B1 NO320344 B1 NO 320344B1 NO 20035537 A NO20035537 A NO 20035537A NO 20035537 A NO20035537 A NO 20035537A NO 320344 B1 NO320344 B1 NO 320344B1
Authority
NO
Norway
Prior art keywords
terminal
circuit element
transistors
circuit
pair
Prior art date
Application number
NO20035537A
Other languages
English (en)
Norwegian (no)
Other versions
NO20035537D0 (no
NO20035537L (no
Inventor
Snorre Aunet
Original Assignee
Leiv Eiriksson Nyskapning As
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Leiv Eiriksson Nyskapning As filed Critical Leiv Eiriksson Nyskapning As
Priority to NO20035537A priority Critical patent/NO320344B1/no
Publication of NO20035537D0 publication Critical patent/NO20035537D0/no
Priority to JP2006543755A priority patent/JP2007514365A/ja
Priority to DE602004008804T priority patent/DE602004008804T2/de
Priority to AT04808875T priority patent/ATE372604T1/de
Priority to US10/581,740 priority patent/US7288968B2/en
Priority to ES04808875T priority patent/ES2295970T3/es
Priority to PCT/NO2004/000381 priority patent/WO2005057789A1/en
Priority to EP04808875A priority patent/EP1698054B1/de
Publication of NO20035537L publication Critical patent/NO20035537L/no
Publication of NO320344B1 publication Critical patent/NO320344B1/no

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1735—Controllable logic circuits by wiring, e.g. uncommitted logic arrays
    • H03K19/1736—Controllable logic circuits by wiring, e.g. uncommitted logic arrays in which the wiring can be modified
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H03K19/0948—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET using CMOS or complementary insulated gate field-effect transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
  • Networks Using Active Elements (AREA)
NO20035537A 2003-12-11 2003-12-11 Kretselement NO320344B1 (no)

Priority Applications (8)

Application Number Priority Date Filing Date Title
NO20035537A NO320344B1 (no) 2003-12-11 2003-12-11 Kretselement
JP2006543755A JP2007514365A (ja) 2003-12-11 2004-12-10 回路素子
DE602004008804T DE602004008804T2 (de) 2003-12-11 2004-12-10 Schaltungselement
AT04808875T ATE372604T1 (de) 2003-12-11 2004-12-10 Schaltungselement
US10/581,740 US7288968B2 (en) 2003-12-11 2004-12-10 Circuit element
ES04808875T ES2295970T3 (es) 2003-12-11 2004-12-10 Elemento de circuito.
PCT/NO2004/000381 WO2005057789A1 (en) 2003-12-11 2004-12-10 Circuit element
EP04808875A EP1698054B1 (de) 2003-12-11 2004-12-10 Schaltungselement

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NO20035537A NO320344B1 (no) 2003-12-11 2003-12-11 Kretselement

Publications (3)

Publication Number Publication Date
NO20035537D0 NO20035537D0 (no) 2003-12-11
NO20035537L NO20035537L (no) 2005-06-13
NO320344B1 true NO320344B1 (no) 2005-11-28

Family

ID=30439648

Family Applications (1)

Application Number Title Priority Date Filing Date
NO20035537A NO320344B1 (no) 2003-12-11 2003-12-11 Kretselement

Country Status (8)

Country Link
US (1) US7288968B2 (de)
EP (1) EP1698054B1 (de)
JP (1) JP2007514365A (de)
AT (1) ATE372604T1 (de)
DE (1) DE602004008804T2 (de)
ES (1) ES2295970T3 (de)
NO (1) NO320344B1 (de)
WO (1) WO2005057789A1 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI335496B (en) * 2007-08-22 2011-01-01 Faraday Tech Corp Bandgap reference circuit
US9742431B1 (en) 2016-11-14 2017-08-22 Nxp Usa, Inc. Quaternary decoder
EP3654250B1 (de) 2018-11-13 2023-04-12 IMEC vzw Maschinenlernbeschleuniger

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4091293A (en) * 1975-12-30 1978-05-23 Fujitsu Limited Majority decision logic circuit
JPS5911036A (ja) * 1982-07-12 1984-01-20 Nec Corp 多数決論理回路
KR0169157B1 (ko) * 1993-11-29 1999-02-01 기다오까 다까시 반도체 회로 및 mos-dram
DE19622646B4 (de) * 1995-06-06 2005-03-03 Kabushiki Kaisha Toshiba, Kawasaki Integrierte Halbleiterschaltungsvorrichtung
CN100340062C (zh) * 2003-02-25 2007-09-26 松下电器产业株式会社 半导体集成电路

Also Published As

Publication number Publication date
DE602004008804T2 (de) 2008-10-16
US7288968B2 (en) 2007-10-30
NO20035537D0 (no) 2003-12-11
ATE372604T1 (de) 2007-09-15
WO2005057789A1 (en) 2005-06-23
NO20035537L (no) 2005-06-13
JP2007514365A (ja) 2007-05-31
EP1698054B1 (de) 2007-09-05
US20070115029A1 (en) 2007-05-24
DE602004008804D1 (de) 2007-10-18
ES2295970T3 (es) 2008-04-16
EP1698054A1 (de) 2006-09-06

Similar Documents

Publication Publication Date Title
Mahmoodi-Meimand et al. Diode-footed domino: A leakage-tolerant high fan-in dynamic circuit design style
Lin et al. A low-power precomputation-based fully parallel content-addressable memory
Foroutan et al. Design of two Low-Power full adder cells using GDI structure and hybrid CMOS logic style
Pasternak et al. CMOS differential pass-transistor logic design
Doostaregan et al. On the design of new low-power CMOS standard ternary logic gates
Eslami et al. A flexible and reliable RRAM-based in-memory computing architecture for data-intensive applications
NO320344B1 (no) Kretselement
Aunet et al. Real-time reconfigurable linear threshold elements and some applications to neural hardware
Thenmozhi et al. Optimized low power full adder design
Kumar et al. Ultra low-power high-speed single-bit hybrid full adder circuit
Gavaskar et al. An efficient design and analysis of low power SRAM memory cell for ULTRA applications
Kumar et al. Non-traditional design of dynamic logics using fdsoi for ultra-efficient computing
US6785703B2 (en) Simultaneous dual rail static carry-save-adder circuit using silicon on insulator technology
Wang et al. A 40-nm CMOS Multifunctional Computing-in-Memory (CIM) Using Single-Ended Disturb-Free 7T 1-Kb SRAM
Wang et al. An energy-efficient in-memory bnn architecture with time-domain analog and digital mixed-signal processing
Reddy et al. An Energy Efficient Static Address Decoder for High-Speed Memory Applications
US20180088907A1 (en) Circuit for addition of multiple binary numbers
Zhang et al. High performance compressor building blocks for digital neural network implementation
Sudha et al. Artificial Intelligence Energy Efficiency in Low Power Applications
Rjoub et al. The Influence of the Nanometer Technology on Performance of CPL Full Adders.
US4912665A (en) Arithmetic logic unit capable of having a narrow pitch
Aggarwal et al. Instant Access Memory Design based on an FPGA
Das et al. Energy Efficient one Bit Subtractor Circuits for Computing Applications in Embedded Systems
Celinski et al. Logical effort based design exploration of 64-bit adders using a mixed dynamic-cmos/threshold-logic approach
Al-Othman et al. The Influence of Silicon Area on the Performance of the Full Adders