NL8800893A - Schrijf-leesschakeling. - Google Patents
Schrijf-leesschakeling. Download PDFInfo
- Publication number
- NL8800893A NL8800893A NL8800893A NL8800893A NL8800893A NL 8800893 A NL8800893 A NL 8800893A NL 8800893 A NL8800893 A NL 8800893A NL 8800893 A NL8800893 A NL 8800893A NL 8800893 A NL8800893 A NL 8800893A
- Authority
- NL
- Netherlands
- Prior art keywords
- transistor
- data
- write
- read circuit
- line
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/062—Differential amplifiers of non-latching type, e.g. comparators, long-tailed pairs
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1096—Write circuits, e.g. I/O line write drivers
Landscapes
- Static Random-Access Memory (AREA)
- Dram (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DD30188187 | 1987-04-16 | ||
DD87301881A DD259935B5 (de) | 1987-04-16 | 1987-04-16 | Schreib - lese - schaltung |
Publications (1)
Publication Number | Publication Date |
---|---|
NL8800893A true NL8800893A (nl) | 1988-11-16 |
Family
ID=5588329
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NL8800893A NL8800893A (nl) | 1987-04-16 | 1988-04-07 | Schrijf-leesschakeling. |
Country Status (5)
Country | Link |
---|---|
US (1) | US4879684A (de) |
JP (1) | JPS6427091A (de) |
DD (1) | DD259935B5 (de) |
DE (1) | DE3810571A1 (de) |
NL (1) | NL8800893A (de) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5343406A (en) * | 1989-07-28 | 1994-08-30 | Xilinx, Inc. | Distributed memory architecture for a configurable logic array and method for using distributed memory |
US5343428A (en) * | 1992-10-05 | 1994-08-30 | Motorola Inc. | Memory having a latching BICMOS sense amplifier |
US5815024A (en) * | 1993-06-11 | 1998-09-29 | Altera Corporation | Look-up table using multi-level decode |
US5438295A (en) * | 1993-06-11 | 1995-08-01 | Altera Corporation | Look-up table using multi-level decode |
DE19621769C1 (de) * | 1996-05-30 | 1997-06-19 | Siemens Ag | Leseverstärker für Halbleiterspeicherzellen mit einer Einrichtung zur Kompensation von Schwellenspannungsunterschieden bei den Leseverstärkertransistoren |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4575823A (en) * | 1982-08-17 | 1986-03-11 | Westinghouse Electric Corp. | Electrically alterable non-volatile memory |
-
1987
- 1987-04-16 DD DD87301881A patent/DD259935B5/de unknown
-
1988
- 1988-03-16 US US07/168,842 patent/US4879684A/en not_active Expired - Fee Related
- 1988-03-29 DE DE3810571A patent/DE3810571A1/de not_active Withdrawn
- 1988-04-07 NL NL8800893A patent/NL8800893A/nl not_active Application Discontinuation
- 1988-04-15 JP JP63093306A patent/JPS6427091A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
DE3810571A1 (de) | 1988-11-03 |
JPS6427091A (en) | 1989-01-30 |
US4879684A (en) | 1989-11-07 |
DD259935A1 (de) | 1988-09-07 |
DD259935B5 (de) | 1993-10-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4062000A (en) | Current sense amp for static memory cell | |
JP2782682B2 (ja) | スタテイツクメモリセル | |
US6400594B2 (en) | Content addressable memory with potentials of search bit line and/or match line set as intermediate potential between power source potential and ground potential | |
US5539691A (en) | Semiconductor memory device and method for reading and writing data therein | |
US6785184B2 (en) | Self-timed activation logic for memory | |
US20020131312A1 (en) | Pseudo differential sensing method and apparatus for DRAM cell | |
KR940006994B1 (ko) | 다이나믹 랜덤액세스메모리와 그 데이터 기록방법 | |
US6175533B1 (en) | Multi-port memory cell with preset | |
US4133049A (en) | Memory circuit arrangement utilizing one-transistor-per-bit memory cells | |
WO2007084913A2 (en) | Low-power cam | |
US6944066B1 (en) | Low voltage data path and current sense amplifier | |
JPH04184785A (ja) | 半導体記憶装置 | |
EP0259862A1 (de) | Halbleiterspeicher mit Schreibfunktion | |
JPS6362839B2 (de) | ||
US5295104A (en) | Integrated circuit with precharged internal data bus | |
US5515315A (en) | Dynamic random access memory | |
US5384504A (en) | Sense amplifier powered from bit lines and having regeneratively cross-coupling means | |
NL8800893A (nl) | Schrijf-leesschakeling. | |
US5257226A (en) | Integrated circuit with self-biased differential data lines | |
US5594681A (en) | Dynamic random access memory wherein timing of completion of data reading is advanced | |
EP0481084A1 (de) | Dynamischer ram-speicher, in welchem die zeitabstimmung des endes des auslesens von daten früher ist als herkömmlich | |
US7692990B2 (en) | Memory cell access circuit | |
US7142465B2 (en) | Semiconductor memory | |
US5018106A (en) | Static random access memory with modulated loads | |
US5553032A (en) | Dynamic random access memory wherein timing of completion of data reading is advanced |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
BV | The patent application has lapsed |