NL8502077A - Digitale vermenigvuldiger. - Google Patents

Digitale vermenigvuldiger. Download PDF

Info

Publication number
NL8502077A
NL8502077A NL8502077A NL8502077A NL8502077A NL 8502077 A NL8502077 A NL 8502077A NL 8502077 A NL8502077 A NL 8502077A NL 8502077 A NL8502077 A NL 8502077A NL 8502077 A NL8502077 A NL 8502077A
Authority
NL
Netherlands
Prior art keywords
cell
bit
numbers
multiplier
cells
Prior art date
Application number
NL8502077A
Other languages
English (en)
Dutch (nl)
Inventor
R C J Hicks
Original Assignee
Ferranti Plc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ferranti Plc filed Critical Ferranti Plc
Publication of NL8502077A publication Critical patent/NL8502077A/nl

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52Multiplying; Dividing
    • G06F7/523Multiplying only
    • G06F7/525Multiplying only in serial-serial fashion, i.e. both operands being entered serially
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804Details
    • G06F2207/386Special constructional features
    • G06F2207/3884Pipelining
    • G06F2207/3892Systolic array

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Image Processing (AREA)
NL8502077A 1984-07-21 1985-07-18 Digitale vermenigvuldiger. NL8502077A (nl)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB8418673 1984-07-21
GB8418673A GB2162345B (en) 1984-07-21 1984-07-21 Digital multiplier

Publications (1)

Publication Number Publication Date
NL8502077A true NL8502077A (nl) 1986-02-17

Family

ID=10564283

Family Applications (1)

Application Number Title Priority Date Filing Date
NL8502077A NL8502077A (nl) 1984-07-21 1985-07-18 Digitale vermenigvuldiger.

Country Status (6)

Country Link
JP (1) JPS6136840A (sv)
DE (1) DE3525558A1 (sv)
FR (1) FR2568034A1 (sv)
GB (1) GB2162345B (sv)
NL (1) NL8502077A (sv)
SE (1) SE8503528L (sv)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1986002474A1 (en) * 1984-10-16 1986-04-24 The Commonwealth Of Australia Care Of The Secretar A cellular floating-point serial-pipelined multiplier

Also Published As

Publication number Publication date
GB2162345A (en) 1986-01-29
SE8503528D0 (sv) 1985-07-19
GB2162345B (en) 1987-07-01
GB8418673D0 (en) 1984-09-12
SE8503528L (sv) 1986-01-22
FR2568034A1 (fr) 1986-01-24
DE3525558A1 (de) 1986-01-30
JPS6136840A (ja) 1986-02-21

Similar Documents

Publication Publication Date Title
US5500811A (en) Finite impulse response filter
US4839847A (en) N-clock, n-bit-serial multiplier
US8051124B2 (en) High speed and efficient matrix multiplication hardware module
JP3244506B2 (ja) 小型乗算器
US6269383B1 (en) Method and apparatus for integer arithmetic
JPH05508502A (ja) 準16基数プロセッサおよび方法
US4965762A (en) Mixed size radix recoded multiplier
US6728744B2 (en) Wide word multiplier using booth encoding
US5010511A (en) Digit-serial linear combining apparatus useful in dividers
US4860240A (en) Low-latency two's complement bit-serial multiplier
US5867414A (en) Compact pipelined matrix multiplier utilizing encoding and shifting circuit configurations
EP0517241A2 (en) Interleaved multiplier accumulator
Mehendale et al. Area-delay tradeoff in distributed arithmetic based implementation of FIR filters
NL8502077A (nl) Digitale vermenigvuldiger.
US4545028A (en) Partial product accumulation in high performance multipliers
Wu A fast 1-D serial-parallel systolic multiplier
US5283755A (en) Multiplier employing carry select or carry look-ahead adders in hierarchical tree configuration
US4523210A (en) Fast error checked multibit multiplier
US10891991B2 (en) Massively parallel, associative multiplier accumulator
CA1311062C (en) Processor suitable for recursive computations
EP0112186B1 (en) Modular high-speed multipliers, and integrated circuit chip modules for such multipliers
Lin et al. Computing the inner product on reconfigurable buses with shift switching
RU1790785C (ru) Устройство дл умножени матриц
SU1619256A1 (ru) Устройство дл делени
SU1007101A1 (ru) Устройство дл умножени

Legal Events

Date Code Title Description
A1A A request for search or an international-type search has been filed
BB A search report has been drawn up
BV The patent application has lapsed