NL8403147A - Dataverwerkingssysteem dat is opgebouwd uit drie dataverwerkingsmodules. - Google Patents
Dataverwerkingssysteem dat is opgebouwd uit drie dataverwerkingsmodules. Download PDFInfo
- Publication number
- NL8403147A NL8403147A NL8403147A NL8403147A NL8403147A NL 8403147 A NL8403147 A NL 8403147A NL 8403147 A NL8403147 A NL 8403147A NL 8403147 A NL8403147 A NL 8403147A NL 8403147 A NL8403147 A NL 8403147A
- Authority
- NL
- Netherlands
- Prior art keywords
- data processing
- symbol
- code
- bit
- bit errors
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/18—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
- G06F11/182—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits based on mutual exchange of the output between redundant processing components
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Error Detection And Correction (AREA)
- Detection And Correction Of Errors (AREA)
- Multi Processors (AREA)
- Hardware Redundancy (AREA)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL8403147A NL8403147A (nl) | 1984-10-16 | 1984-10-16 | Dataverwerkingssysteem dat is opgebouwd uit drie dataverwerkingsmodules. |
DE8585201639T DE3579550D1 (de) | 1984-10-16 | 1985-10-09 | Datenverarbeitungssystem welches aufgebaut ist aus drei datenverarbeitungsmodulen. |
EP85201639A EP0178726B1 (fr) | 1984-10-16 | 1985-10-09 | Système de traitement de données composé de trois modules de traitement de données |
US06/786,773 US4727546A (en) | 1984-10-16 | 1985-10-11 | Data processing system composed of three data processing modules |
JP60228974A JPH0656586B2 (ja) | 1984-10-16 | 1985-10-16 | データ処理装置 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL8403147 | 1984-10-16 | ||
NL8403147A NL8403147A (nl) | 1984-10-16 | 1984-10-16 | Dataverwerkingssysteem dat is opgebouwd uit drie dataverwerkingsmodules. |
Publications (1)
Publication Number | Publication Date |
---|---|
NL8403147A true NL8403147A (nl) | 1986-05-16 |
Family
ID=19844619
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NL8403147A NL8403147A (nl) | 1984-10-16 | 1984-10-16 | Dataverwerkingssysteem dat is opgebouwd uit drie dataverwerkingsmodules. |
Country Status (5)
Country | Link |
---|---|
US (1) | US4727546A (fr) |
EP (1) | EP0178726B1 (fr) |
JP (1) | JPH0656586B2 (fr) |
DE (1) | DE3579550D1 (fr) |
NL (1) | NL8403147A (fr) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4967347A (en) * | 1986-04-03 | 1990-10-30 | Bh-F (Triplex) Inc. | Multiple-redundant fault detection system and related method for its use |
GB2194850B (en) * | 1986-09-05 | 1990-10-31 | Philips Nv | Data processing device |
JPH05292931A (ja) * | 1992-04-20 | 1993-11-09 | Bairin:Kk | うなぎの朴葉蒸し及びその製造法 |
US6189123B1 (en) * | 1997-03-26 | 2001-02-13 | Telefonaktiebolaget Lm Ericsson | Method and apparatus for communicating a block of digital information between a sending and a receiving station |
FR2814612B1 (fr) * | 2000-09-26 | 2003-02-07 | St Microelectronics Sa | Code de detection et/ou de correction d'erreurs a haute efficacite |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4861886A (fr) * | 1971-12-02 | 1973-08-29 | ||
US4030067A (en) * | 1975-12-29 | 1977-06-14 | Honeywell Information Systems, Inc. | Table lookup direct decoder for double-error correcting (DEC) BCH codes using a pair of syndromes |
US4077028A (en) * | 1976-06-14 | 1978-02-28 | Ncr Corporation | Error checking and correcting device |
GB1597218A (en) * | 1976-12-11 | 1981-09-03 | Nat Res Dev | Apparatus for electronic encypherment of digital data |
US4117458A (en) * | 1977-03-04 | 1978-09-26 | Grumman Aerospace Corporation | High speed double error correction plus triple error detection system |
JPS5936783B2 (ja) * | 1977-09-12 | 1984-09-05 | 株式会社東芝 | 符号チエツクにおける重み係数発生方法 |
CA1170776A (fr) * | 1980-07-18 | 1984-07-10 | Yoichiro Sako | Methode de correction d'erreurs dans des blocs de donnees |
JPS5736356A (en) * | 1980-08-12 | 1982-02-27 | Nippon Signal Co Ltd:The | Mutiplexing system |
NL8104342A (nl) * | 1981-09-21 | 1983-04-18 | Philips Nv | Rekenmachinesysteem, gebaseerd op een symboolkorrigerende kode met twee werkmodes. |
-
1984
- 1984-10-16 NL NL8403147A patent/NL8403147A/nl not_active Application Discontinuation
-
1985
- 1985-10-09 EP EP85201639A patent/EP0178726B1/fr not_active Expired
- 1985-10-09 DE DE8585201639T patent/DE3579550D1/de not_active Expired - Lifetime
- 1985-10-11 US US06/786,773 patent/US4727546A/en not_active Expired - Fee Related
- 1985-10-16 JP JP60228974A patent/JPH0656586B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
DE3579550D1 (de) | 1990-10-11 |
JPS6198450A (ja) | 1986-05-16 |
EP0178726A1 (fr) | 1986-04-23 |
US4727546A (en) | 1988-02-23 |
EP0178726B1 (fr) | 1990-09-05 |
JPH0656586B2 (ja) | 1994-07-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5099484A (en) | Multiple bit error detection and correction system employing a modified Reed-Solomon code incorporating address parity and catastrophic failure detection | |
US4402045A (en) | Multi-processor computer system | |
US6044483A (en) | Error propagation operating mode for error correcting code retrofit apparatus | |
US7398449B1 (en) | Encoding 64-bit data nibble error correct and cyclic-redundancy code (CRC) address error detect for use on a 76-bit memory module | |
US6453440B1 (en) | System and method for detecting double-bit errors and for correcting errors due to component failures | |
US6473880B1 (en) | System and method for protecting data and correcting bit errors due to component failures | |
JP6982982B2 (ja) | 複数のデータビット及び複数のアドレスビットを有するブロックのエラーコード生成装置及び方法 | |
NL8104342A (nl) | Rekenmachinesysteem, gebaseerd op een symboolkorrigerende kode met twee werkmodes. | |
US4961193A (en) | Extended errors correcting device having single package error correcting and double package error detecting codes | |
US6457154B1 (en) | Detecting address faults in an ECC-protected memory | |
US20080104476A1 (en) | Method, system, and apparatus for adjacent-symbol error correction and detection code | |
JPS59197940A (ja) | 誤り検出・補正メモリ | |
JP2005202957A (ja) | エラー訂正のためのデータの分割 | |
US20070016843A1 (en) | ECC for single 4-bits symbol correction of 32 symbols words with 21 maximum row weight matrix | |
US7870473B2 (en) | Error detection device for an address decoder, and device for error detection for an address decoder | |
US6393597B1 (en) | Mechanism for decoding linearly-shifted codes to facilitate correction of bit errors due to component failures | |
GB2194850A (en) | Data processing with error protection | |
US10567007B2 (en) | Device and method of processing a data word using checkbits | |
NL8403147A (nl) | Dataverwerkingssysteem dat is opgebouwd uit drie dataverwerkingsmodules. | |
US7093183B2 (en) | Symbol level error correction codes which protect against memory chip and bus line failures | |
US6463563B1 (en) | Single symbol correction double symbol detection code employing a modular H-matrix | |
US4868829A (en) | Apparatus useful for correction of single bit errors in the transmission of data | |
US3504340A (en) | Triple error correction circuit | |
JPH04264626A (ja) | データ処理システム | |
Nordmann et al. | A new DEC/TED code for fast correction of 2-bit-errors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A1B | A search report has been drawn up | ||
BV | The patent application has lapsed |