NL7505698A - Werkwijze ter vervaardiging van een halfgelei- derinrichting en halfgeleiderinrichting ver- vaardigd volgens deze werkwijze. - Google Patents

Werkwijze ter vervaardiging van een halfgelei- derinrichting en halfgeleiderinrichting ver- vaardigd volgens deze werkwijze.

Info

Publication number
NL7505698A
NL7505698A NL7505698A NL7505698A NL7505698A NL 7505698 A NL7505698 A NL 7505698A NL 7505698 A NL7505698 A NL 7505698A NL 7505698 A NL7505698 A NL 7505698A NL 7505698 A NL7505698 A NL 7505698A
Authority
NL
Netherlands
Prior art keywords
semi
conductor device
manufacture
accordance
device manufactured
Prior art date
Application number
NL7505698A
Other languages
English (en)
Dutch (nl)
Original Assignee
Philips Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Nv filed Critical Philips Nv
Publication of NL7505698A publication Critical patent/NL7505698A/xx

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/535Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including internal interconnections, e.g. cross-under constructions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28123Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
    • H01L21/2815Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects part or whole of the electrode is a sidewall spacer or made by a similar technique, e.g. transformation under mask, plating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32134Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by liquid etching only
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3215Doping the layers
    • H01L21/32155Doping polycristalline - or amorphous silicon layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B10/00Static random access memory [SRAM] devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Inorganic Chemistry (AREA)
  • General Chemical & Material Sciences (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Weting (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Memories (AREA)
NL7505698A 1974-05-21 1975-05-15 Werkwijze ter vervaardiging van een halfgelei- derinrichting en halfgeleiderinrichting ver- vaardigd volgens deze werkwijze. NL7505698A (nl)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB2258374A GB1477511A (en) 1974-05-21 1974-05-21 Methods of manufacturing semiconductor devices

Publications (1)

Publication Number Publication Date
NL7505698A true NL7505698A (nl) 1975-11-25

Family

ID=10181779

Family Applications (1)

Application Number Title Priority Date Filing Date
NL7505698A NL7505698A (nl) 1974-05-21 1975-05-15 Werkwijze ter vervaardiging van een halfgelei- derinrichting en halfgeleiderinrichting ver- vaardigd volgens deze werkwijze.

Country Status (6)

Country Link
JP (1) JPS5617826B2 (enrdf_load_stackoverflow)
CA (1) CA1040749A (enrdf_load_stackoverflow)
DE (1) DE2522448A1 (enrdf_load_stackoverflow)
FR (1) FR2272486B1 (enrdf_load_stackoverflow)
GB (1) GB1477511A (enrdf_load_stackoverflow)
NL (1) NL7505698A (enrdf_load_stackoverflow)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4013489A (en) * 1976-02-10 1977-03-22 Intel Corporation Process for forming a low resistance interconnect in MOS N-channel silicon gate integrated circuit
JPS598855Y2 (ja) * 1978-09-01 1984-03-19 大阪電気株式会社 ワイヤ送給装置
JPS5546570A (en) * 1978-09-30 1980-04-01 Chiyou Lsi Gijutsu Kenkyu Kumiai Method of fabricating mos semiconductor device
US4298402A (en) * 1980-02-04 1981-11-03 Fairchild Camera & Instrument Corp. Method of fabricating self-aligned lateral bipolar transistor utilizing special masking techniques
JPS6070401U (ja) * 1983-10-24 1985-05-18 株式会社月星製作所 車輪用スポ−ク
CN105824160B (zh) * 2015-01-08 2020-06-16 群创光电股份有限公司 显示面板

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5542501B2 (enrdf_load_stackoverflow) * 1974-01-29 1980-10-31

Also Published As

Publication number Publication date
JPS51282A (enrdf_load_stackoverflow) 1976-01-05
DE2522448A1 (de) 1975-12-04
FR2272486A1 (enrdf_load_stackoverflow) 1975-12-19
JPS5617826B2 (enrdf_load_stackoverflow) 1981-04-24
FR2272486B1 (enrdf_load_stackoverflow) 1979-01-19
GB1477511A (en) 1977-06-22
CA1040749A (en) 1978-10-17

Similar Documents

Publication Publication Date Title
CH528152A (de) Halbleiteranordnung und Verfahren zu deren Herstellung
NL7512514A (nl) Werkwijze ter vervaardiging van een halfgeleider- inrichting, en inrichting vervaardigd volgens de werkwijze.
NL7602960A (nl) Werkwijze ter vervaardiging van een halfgeleider- inrichting.
NL7507096A (nl) Cardanuskoppeling en wijze van vervaardigen.
NL7611773A (nl) Werkwijze ter vervaardiging van een halfgelei- derinrichting en halfgeleiderinrichting vervaar- digd door toepassing van een dergelijke werk- wijze.
NL7513483A (nl) Geintegreerde halfgeleiderinrichting.
NL7501244A (nl) Halfgeleiderinrichting en werkwijze ter ver- iging daarvan.
NL7510476A (nl) Van een deksel voorziene plastic houder.
NL7505668A (nl) Meervoudige v-riem en werkwijze tot vervaardi- ging daarvan.
NL7513311A (nl) Geintegreerde programmeerbare logicainrichting.
NL162246B (nl) Halfgeleiderinrichting met een halfgeleiderweerstand en werkwijze ter vervaardiging van een dergelijke halfgeleiderinrichting.
NL7511393A (nl) Warmte-herstelbare inrichting.
AT321994B (de) Reaktor und verfahren zur herstellung einer halbleiteranordnung in diesem reaktor
NL7608901A (nl) Werkwijze ter vervaardiging van een halfge- leiderinrichting en halfgeleiderinrichting vervaardigd door middel van een dergelijke werkwijze.
SE7505738L (sv) Bikarboneringsforfarande samt anordning for utforande av forfarandet.
SE7501999L (sv) Diffusionsanordning.
NL7506030A (nl) Werkwijze voor het vervaardigen van een fluores- centieweergeefinrichting en inrichting vervaar- digd volgens deze werkwijze.
NL7507540A (nl) Halfgeleiderinrichting met veldeffect.
CH538749A (de) Vorrichtung für die Halterung von flachen Gegenständen
NL7503632A (nl) Fenolesters en fenolamiden.
NL7416779A (nl) Werkwijze voor het vervaardigen van een bipolai- re transistor en bipolaire transistor vervaardigd volgens deze werkwijze.
TR19318A (tr) 4-metiltio-2-triflorometilmetansulfonanilid ve tuerevleri
NL155984B (nl) Werkwijze ter vervaardiging van een halfgeleiderinrichting voorzien van een metallisatiepatroon en aldus vervaardigde halfgeleiderinrichting.
NL7603732A (nl) Vervaardiging van een halfgeleiderinrichting.
NL7614594A (nl) Werkwijze voor de vervaardiging van een halfge- leiderinrichting en een halfgeleiderinrichting op deze wijze verkregen.

Legal Events

Date Code Title Description
BV The patent application has lapsed