NL7211814A - - Google Patents

Info

Publication number
NL7211814A
NL7211814A NL7211814A NL7211814A NL7211814A NL 7211814 A NL7211814 A NL 7211814A NL 7211814 A NL7211814 A NL 7211814A NL 7211814 A NL7211814 A NL 7211814A NL 7211814 A NL7211814 A NL 7211814A
Authority
NL
Netherlands
Application number
NL7211814A
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US05/176,664 external-priority patent/US4037094A/en
Priority claimed from US05/176,669 external-priority patent/US3962684A/en
Application filed filed Critical
Publication of NL7211814A publication Critical patent/NL7211814A/xx

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50Adding; Subtracting
    • G06F7/501Half or full adders, i.e. basic adder cells for one denomination
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18Handling requests for interconnection or transfer for access to memory bus based on priority control
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804Details
    • G06F2207/386Special constructional features
    • G06F2207/3872Precharge of output to prevent leakage

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • Multi Processors (AREA)
  • Microcomputers (AREA)
  • Logic Circuits (AREA)
  • Advance Control (AREA)
NL7211814A 1971-08-31 1972-08-30 NL7211814A (en)

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
US17666871A 1971-08-31 1971-08-31
US17666671A 1971-08-31 1971-08-31
US17667071A 1971-08-31 1971-08-31
US17666571A 1971-08-31 1971-08-31
US17666771A 1971-08-31 1971-08-31
US05/176,664 US4037094A (en) 1971-08-31 1971-08-31 Multi-functional arithmetic and logical unit
US05/176,669 US3962684A (en) 1971-08-31 1971-08-31 Computing system interface using common parallel bus and segmented addressing

Publications (1)

Publication Number Publication Date
NL7211814A true NL7211814A (en) 1973-03-02

Family

ID=27569152

Family Applications (1)

Application Number Title Priority Date Filing Date
NL7211814A NL7211814A (en) 1971-08-31 1972-08-30

Country Status (5)

Country Link
JP (1) JPS5537031B2 (en)
DE (1) DE2242912A1 (en)
GB (1) GB1410081A (en)
IT (1) IT960350B (en)
NL (1) NL7211814A (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5821299B2 (en) * 1974-02-25 1983-04-28 株式会社東芝 memory
JPS5821300B2 (en) * 1974-03-20 1983-04-28 株式会社東芝 Memory address information
JPS5264846A (en) * 1975-11-25 1977-05-28 Hitachi Ltd Unit selection system
JPS54134934A (en) * 1978-04-12 1979-10-19 Toshiba Corp Semiconductor memory device
GB2175109A (en) * 1985-05-10 1986-11-19 Philips Electronic Associated Digital code detector circuits

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1933873U (en) 1964-03-18 1966-03-03 Karl Moertl PUMP ARRANGEMENT ON TANK TRUCK FOR LIQUID MANURE.
US3551892A (en) * 1969-01-15 1970-12-29 Ibm Interaction in a multi-processing system utilizing central timers

Also Published As

Publication number Publication date
JPS4835736A (en) 1973-05-26
JPS5537031B2 (en) 1980-09-25
IT960350B (en) 1973-11-20
GB1410081A (en) 1975-10-15
DE2242912A1 (en) 1973-04-12

Similar Documents

Publication Publication Date Title
ATA136472A (en)
AR196074A1 (en)
AU2894671A (en)
AU2941471A (en)
AU2952271A (en)
AU3005371A (en)
AU2485671A (en)
FR2155253A1 (en)
AU2836771A (en)
AU2473671A (en)
AR202997Q (en)
AU2486471A (en)
AU2399971A (en)
AU2755871A (en)
AU1109576A (en)
AU2854371A (en)
AU2875571A (en)
AU2880771A (en)
AU5064472A (en)
AU2885171A (en)
AU2927871A (en)
AU2907471A (en)
AU2456871A (en)
AU2930871A (en)
AU2938071A (en)