NL6405696A - - Google Patents

Info

Publication number
NL6405696A
NL6405696A NL6405696A NL6405696A NL6405696A NL 6405696 A NL6405696 A NL 6405696A NL 6405696 A NL6405696 A NL 6405696A NL 6405696 A NL6405696 A NL 6405696A NL 6405696 A NL6405696 A NL 6405696A
Authority
NL
Netherlands
Application number
NL6405696A
Other versions
NL143072B (nl
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of NL6405696A publication Critical patent/NL6405696A/xx
Publication of NL143072B publication Critical patent/NL143072B/xx

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/291Oxides or nitrides or carbides, e.g. ceramics, glass
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • H01L2924/12036PN diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12043Photo diode
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/037Diffusion-deposition
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/043Dual dielectric
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/098Layer conversion
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/151Simultaneous diffusion
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/914Doping
    • Y10S438/919Compensation doping
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/965Shaped junction formation

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Bipolar Transistors (AREA)
  • Bipolar Integrated Circuits (AREA)
  • Junction Field-Effect Transistors (AREA)
NL646405696A 1963-05-24 1964-05-21 Werkwijze voor het vervaardigen van een halfgeleiderinrichting en halfgeleiderinrichting vervaardigd volgens de werkwijze. NL143072B (nl)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US283028A US3319311A (en) 1963-05-24 1963-05-24 Semiconductor devices and their fabrication
US63633567A 1967-05-05 1967-05-05

Publications (2)

Publication Number Publication Date
NL6405696A true NL6405696A (de) 1964-11-25
NL143072B NL143072B (nl) 1974-08-15

Family

ID=26961826

Family Applications (1)

Application Number Title Priority Date Filing Date
NL646405696A NL143072B (nl) 1963-05-24 1964-05-21 Werkwijze voor het vervaardigen van een halfgeleiderinrichting en halfgeleiderinrichting vervaardigd volgens de werkwijze.

Country Status (7)

Country Link
US (2) US3319311A (de)
BE (1) BE647885A (de)
CH (1) CH419354A (de)
DE (1) DE1259469B (de)
GB (1) GB1003131A (de)
NL (1) NL143072B (de)
SE (1) SE313117B (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3860948A (en) * 1964-02-13 1975-01-14 Hitachi Ltd Method for manufacturing semiconductor devices having oxide films and the semiconductor devices manufactured thereby
US3389023A (en) * 1966-01-14 1968-06-18 Ibm Methods of making a narrow emitter transistor by masking and diffusion
USB534135I5 (de) * 1966-03-14
US3490964A (en) * 1966-04-29 1970-01-20 Texas Instruments Inc Process of forming semiconductor devices by masking and diffusion
US3479736A (en) * 1966-08-31 1969-11-25 Hitachi Ltd Method of making a semiconductor device
US3514846A (en) * 1967-11-15 1970-06-02 Bell Telephone Labor Inc Method of fabricating a planar avalanche photodiode
US3612959A (en) * 1969-01-31 1971-10-12 Unitrode Corp Planar zener diodes having uniform junction breakdown characteristics
US3755720A (en) * 1972-09-25 1973-08-28 Rca Corp Glass encapsulated semiconductor device
US5191396B1 (en) * 1978-10-13 1995-12-26 Int Rectifier Corp High power mosfet with low on-resistance and high breakdown voltage
JPS5553462A (en) * 1978-10-13 1980-04-18 Int Rectifier Corp Mosfet element
IT1250233B (it) * 1991-11-29 1995-04-03 St Microelectronics Srl Procedimento per la fabbricazione di circuiti integrati in tecnologia mos.
JPH06204236A (ja) * 1992-12-28 1994-07-22 Canon Inc 半導体装置、半導体製造装置、集積回路、半導体装置の製造方法および半導体製造方法
US5817546A (en) * 1994-06-23 1998-10-06 Stmicroelectronics S.R.L. Process of making a MOS-technology power device
EP0689238B1 (de) * 1994-06-23 2002-02-20 STMicroelectronics S.r.l. Verfahren zur Herstellung eines Leistungsbauteils in MOS-Technik
US5869371A (en) * 1995-06-07 1999-02-09 Stmicroelectronics, Inc. Structure and process for reducing the on-resistance of mos-gated power devices
WO1999004911A1 (en) * 1997-07-28 1999-02-04 Massachusetts Institute Of Technology Pyrolytic chemical vapor deposition of silicone films
US8928142B2 (en) * 2013-02-22 2015-01-06 Fairchild Semiconductor Corporation Apparatus related to capacitance reduction of a signal port

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2841510A (en) * 1958-07-01 Method of producing p-n junctions in
US2816847A (en) * 1953-11-18 1957-12-17 Bell Telephone Labor Inc Method of fabricating semiconductor signal translating devices
US2804405A (en) * 1954-12-24 1957-08-27 Bell Telephone Labor Inc Manufacture of silicon devices
US2989805A (en) * 1957-01-29 1961-06-27 August R Bringewald Magazine type safety razor
US2985805A (en) * 1958-03-05 1961-05-23 Rca Corp Semiconductor devices
NL252855A (de) * 1959-06-23
US3089794A (en) * 1959-06-30 1963-05-14 Ibm Fabrication of pn junctions by deposition followed by diffusion
FR1262176A (fr) * 1959-07-30 1961-05-26 Fairchild Semiconductor Dispositif semi-conducteur et conducteur
US3150299A (en) * 1959-09-11 1964-09-22 Fairchild Camera Instr Co Semiconductor circuit complex having isolation means
NL256734A (de) * 1959-10-28
FR1282020A (fr) * 1960-06-10 1962-01-19 Western Electric Co Dispositif semi-conducteur utilisant des films épitaxiaux
US3183129A (en) * 1960-10-14 1965-05-11 Fairchild Camera Instr Co Method of forming a semiconductor
NL276751A (de) * 1961-04-10
NL282779A (de) * 1961-09-08
US3197681A (en) * 1961-09-29 1965-07-27 Texas Instruments Inc Semiconductor devices with heavily doped region to prevent surface inversion
NL286507A (de) * 1961-12-11
US3178798A (en) * 1962-05-09 1965-04-20 Ibm Vapor deposition process wherein the vapor contains both donor and acceptor impurities
US3183128A (en) * 1962-06-11 1965-05-11 Fairchild Camera Instr Co Method of making field-effect transistors
BE636316A (de) * 1962-08-23 1900-01-01
US3246214A (en) * 1963-04-22 1966-04-12 Siliconix Inc Horizontally aligned junction transistor structure

Also Published As

Publication number Publication date
GB1003131A (en) 1965-09-02
CH419354A (de) 1966-08-31
DE1259469B (de) 1968-01-25
BE647885A (de) 1964-08-31
US3319311A (en) 1967-05-16
SE313117B (de) 1969-08-04
NL143072B (nl) 1974-08-15
US3451866A (en) 1969-06-24

Similar Documents

Publication Publication Date Title
BE638689A (de)
AT260747B (de)
BE614220A (de)
BE623315A (de)
BE623220A (de)
BE626590A (de)
NL6405696A (de)
BE623162A (de)
BE623117A (de)
BE626803A (de)
BE645535A (de)
BE645495A (de)
BE625880A (de)
BE622160A (de)
BE621517A (de)
BE621232A (de)
BE620325A (de)
BE625828A (de)
BE644940A (de)
BE644343A (de)
BE619061A (de)
BE643456A (de)
BE616967A (de)
BE643432A (de)
BE642334A (de)

Legal Events

Date Code Title Description
V1 Lapsed because of non-payment of the annual fee
NL80 Abbreviated name of patent owner mentioned of already nullified patent

Owner name: IBM