MY193624A - Quad-flat-non-lead (qfn) semiconductor package, method of fabricating the same, and mask sheet for manufacturing the same - Google Patents

Quad-flat-non-lead (qfn) semiconductor package, method of fabricating the same, and mask sheet for manufacturing the same

Info

Publication number
MY193624A
MY193624A MYPI2017703458A MYPI2017703458A MY193624A MY 193624 A MY193624 A MY 193624A MY PI2017703458 A MYPI2017703458 A MY PI2017703458A MY PI2017703458 A MYPI2017703458 A MY PI2017703458A MY 193624 A MY193624 A MY 193624A
Authority
MY
Malaysia
Prior art keywords
semiconductor package
same
qfn
mask sheet
manufacturing
Prior art date
Application number
MYPI2017703458A
Inventor
Sung-Hwan Choi
In-Hyuk Hwang
Chang-Hoon Sim
Original Assignee
Ihn Laboratories Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ihn Laboratories Inc filed Critical Ihn Laboratories Inc
Publication of MY193624A publication Critical patent/MY193624A/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02118—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/49513—Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49517—Additional leads
    • H01L23/4952—Additional leads the additional leads being a bump or a wire
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49575—Assemblies of semiconductor devices on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Abstract

The present invention relates to a quad-flat non-lead (QFN) semiconductor package, which can implement excellent die [3] bondability and wire [4] bondability and effectively prevent sealing resin [5] leakage, thereby increasing reliability thereof and productivity and efficiency in the manufacturing process, a method of fabricating the QFN semiconductor package, and a mask sheet [2] for manufacturing the QFN semiconductor package. The QFN semiconductor package according to the present invention is fabricated by forming a contact depth [8] on an adhesive layer of a mask sheet [2] through a lamination process of imprinting a lead frame [1] on the mask sheet [2]. Fig. 2
MYPI2017703458A 2017-03-10 2017-09-18 Quad-flat-non-lead (qfn) semiconductor package, method of fabricating the same, and mask sheet for manufacturing the same MY193624A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020170030580A KR101763852B1 (en) 2017-03-10 2017-03-10 QFN semiconductor package, method of fabricating the same and mask sheet for manufacturing the same

Publications (1)

Publication Number Publication Date
MY193624A true MY193624A (en) 2022-10-20

Family

ID=59650327

Family Applications (1)

Application Number Title Priority Date Filing Date
MYPI2017703458A MY193624A (en) 2017-03-10 2017-09-18 Quad-flat-non-lead (qfn) semiconductor package, method of fabricating the same, and mask sheet for manufacturing the same

Country Status (4)

Country Link
KR (1) KR101763852B1 (en)
CN (1) CN108573946B (en)
MY (1) MY193624A (en)
TW (1) TWI664266B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111386594B (en) * 2018-03-13 2023-10-13 株式会社力森诺科 Temporary protective film for semiconductor encapsulation molding, lead frame with temporary protective film, encapsulation molded body with temporary protective film, and method for manufacturing semiconductor device
KR20220094011A (en) * 2020-12-28 2022-07-05 (주)이녹스첨단소재 Mask sheet for qfn semiconductor package
KR102313245B1 (en) * 2021-01-04 2021-10-14 (주)인랩 Masking tape for semiconductor packaging

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5406124A (en) * 1992-12-04 1995-04-11 Mitsui Toatsu Chemicals, Inc. Insulating adhesive tape, and lead frame and semiconductor device employing the tape
JP4125668B2 (en) * 2003-12-19 2008-07-30 日東電工株式会社 Manufacturing method of semiconductor device
KR101208082B1 (en) * 2011-08-02 2012-12-05 도레이첨단소재 주식회사 Adhesive tape for semiconductor process and manufacturing method thereof
KR101364438B1 (en) * 2012-09-21 2014-02-18 도레이첨단소재 주식회사 Manufacturing method of semiconductor device using a energy ray -responsive heat-resistant adhesive sheet

Also Published As

Publication number Publication date
CN108573946A (en) 2018-09-25
TWI664266B (en) 2019-07-01
TW201833269A (en) 2018-09-16
CN108573946B (en) 2021-12-24
KR101763852B1 (en) 2017-08-01

Similar Documents

Publication Publication Date Title
MY193624A (en) Quad-flat-non-lead (qfn) semiconductor package, method of fabricating the same, and mask sheet for manufacturing the same
JP2013517624A5 (en)
US8956920B2 (en) Leadframe for integrated circuit die packaging in a molded package and a method for preparing such a leadframe
JP2014526793A (en) Sequential etching and plating of lead frame structure with island prepack molding compound and manufacturing method thereof
JP5278037B2 (en) Resin-sealed semiconductor device
JP5549612B2 (en) Manufacturing method of semiconductor device
JP2017511976A5 (en)
SG11201807714QA (en) Dicing die bonding sheet, method for producing semiconductor chip and method for manufacturing semiconductor device
CN103606539A (en) Frame-based flat package adopting opening-optimization technology and manufacturing process thereof
MY181325A (en) Chip scale packages and related methods
CN103021996A (en) Flat multichip packaging piece with stamping frame with square groove and production method of flat multichip packaging piece
JP5971531B2 (en) Resin-sealed semiconductor device and manufacturing method thereof
PH12015500640A1 (en) Bonding wire for semiconductor device and manufacturing method therefor
EP2843698A3 (en) Cavity package with pre-molded substrate
MX2014000183A (en) Solar cell module on molded lead-frame and method of manufacture.
CN103474358A (en) Multi-circle QFN package lead frame manufacturing method
MY181171A (en) Low-profile electronic package
JP2013069720A (en) Semiconductor device and method of manufacturing the same
SG11202112233RA (en) Dicing die attach film, and semiconductor package using the same and method of producing semiconductor package
MY163016A (en) Method of preventing epoxy bleed out of lead frame
WO2018088080A1 (en) Semiconductor device and method for producing same
JP6338406B2 (en) Manufacturing method of semiconductor device
WO2019071016A8 (en) Structure and method for semiconductor packaging
CN203103287U (en) Flat multichip packaging piece with stamping frame with square groove
JP2015126225A (en) Semiconductor device manufacturing method