MX2015008948A - Semiconductor device having features to prevent reverse engineering. - Google Patents
Semiconductor device having features to prevent reverse engineering.Info
- Publication number
- MX2015008948A MX2015008948A MX2015008948A MX2015008948A MX2015008948A MX 2015008948 A MX2015008948 A MX 2015008948A MX 2015008948 A MX2015008948 A MX 2015008948A MX 2015008948 A MX2015008948 A MX 2015008948A MX 2015008948 A MX2015008948 A MX 2015008948A
- Authority
- MX
- Mexico
- Prior art keywords
- disclosed
- devices
- reverse engineering
- features
- semiconductor device
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/57—Protection from inspection, reverse engineering or tampering
- H01L23/573—Protection from inspection, reverse engineering or tampering using passive means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Abstract
It is desirable to design and manufacture electronic chips that are resistant to modern reverse engineering techniques. Disclosed is a method and device that allows for the design of chips that are difficult to reverse engineer using modern teardown techniques. The disclosed device uses devices having the same geometry but different voltage levels to create different logic devices. Alternatively, the disclosed uses devices having different geometries and the same operating characteristics. Also disclosed is a method of designing a chip using these devices.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/739,401 US20130320491A1 (en) | 2011-06-07 | 2013-01-11 | Semiconductor Device Having Features to Prevent Reverse Engineering |
PCT/US2014/010185 WO2014109961A1 (en) | 2013-01-11 | 2014-01-03 | Semiconductor device having features to prevent reverse engineering |
Publications (2)
Publication Number | Publication Date |
---|---|
MX2015008948A true MX2015008948A (en) | 2015-09-28 |
MX348002B MX348002B (en) | 2017-01-05 |
Family
ID=51167305
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
MX2015008948A MX348002B (en) | 2013-01-11 | 2014-01-03 | Semiconductor device having features to prevent reverse engineering. |
Country Status (7)
Country | Link |
---|---|
EP (1) | EP2943979A4 (en) |
CN (1) | CN104969345B (en) |
AP (1) | AP2015008585A0 (en) |
CA (1) | CA2897082A1 (en) |
EA (1) | EA201591224A1 (en) |
MX (1) | MX348002B (en) |
WO (1) | WO2014109961A1 (en) |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4766516A (en) * | 1987-09-24 | 1988-08-23 | Hughes Aircraft Company | Method and apparatus for securing integrated circuits from unauthorized copying and use |
US4933898A (en) * | 1989-01-12 | 1990-06-12 | General Instrument Corporation | Secure integrated circuit chip with conductive shield |
US5783846A (en) * | 1995-09-22 | 1998-07-21 | Hughes Electronics Corporation | Digital circuit with transistor geometry and channel stops providing camouflage against reverse engineering |
US20020096744A1 (en) * | 2001-01-24 | 2002-07-25 | Hrl Laboratories, Llc | Integrated circuits protected against reverse engineering and method for fabricating the same using etched passivation openings in integrated circuits |
US7135734B2 (en) * | 2001-08-30 | 2006-11-14 | Micron Technology, Inc. | Graded composition metal oxide tunnel barrier interpoly insulators |
JP2010016164A (en) * | 2008-07-03 | 2010-01-21 | Nec Electronics Corp | Method for designing semiconductor integrated circuit, manufacturing method, circuit design program, and semiconductor integrated circuit |
US20120313664A1 (en) * | 2011-06-07 | 2012-12-13 | Static Control Components, Inc. | Semiconductor Device Having Features to Prevent Reverse Engineering |
-
2014
- 2014-01-03 EA EA201591224A patent/EA201591224A1/en unknown
- 2014-01-03 AP AP2015008585A patent/AP2015008585A0/en unknown
- 2014-01-03 EP EP14737723.8A patent/EP2943979A4/en not_active Withdrawn
- 2014-01-03 CA CA2897082A patent/CA2897082A1/en not_active Abandoned
- 2014-01-03 CN CN201480004534.XA patent/CN104969345B/en not_active Expired - Fee Related
- 2014-01-03 WO PCT/US2014/010185 patent/WO2014109961A1/en active Application Filing
- 2014-01-03 MX MX2015008948A patent/MX348002B/en active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
EA201591224A1 (en) | 2016-02-29 |
CN104969345B (en) | 2018-12-07 |
EP2943979A1 (en) | 2015-11-18 |
EP2943979A4 (en) | 2017-05-17 |
MX348002B (en) | 2017-01-05 |
AP2015008585A0 (en) | 2015-07-31 |
CN104969345A (en) | 2015-10-07 |
CA2897082A1 (en) | 2014-07-17 |
WO2014109961A1 (en) | 2014-07-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2514771B (en) | Methods of securely changing the root key of a chip, and related electronic devices and chips | |
BR112015016665A2 (en) | semiconductor device that has features to prevent reverse engineering | |
TWI562003B (en) | Method of forming a layout design for fabricating an integrated circuit (ic) and layout design for fabricating an integrated circuit (ic) | |
GB201415488D0 (en) | Method of generating an integrated circuit layout | |
GB2525351A (en) | Improved metal to metal bonding for stacked (3D) integrated circuits | |
SG10201708419TA (en) | Internal plasma grid applications for semiconductor fabrication | |
MX363041B (en) | Semiconductor module with an encasing cement mass that covers a semiconductor component. | |
ZA201802189B (en) | Method for embedding integrated circuit flip chip | |
EP3217424A4 (en) | Electroconductive assembly for electronic component, semiconductor device in which said assembly is used, and method for manufacturing electroconductive assembly | |
SG11201505714WA (en) | Sheet-form thermosetting resin composition for sealing electronic component, resin-sealed semiconductor device, and method of manufacturing resin-sealed semiconductor device | |
MX344765B (en) | Semiconductor device having features to prevent reverse engineering. | |
GB201402612D0 (en) | An integrated level shifting latch circuit and method of operation of such a latch circuit | |
SG11201508489SA (en) | Socket for semiconductor chip test and method of manufacturing the same | |
TWI562194B (en) | Method of fabricating semiconductor integrated circuit | |
SG11201505837RA (en) | Resin sheet for sealing electronic component, resin-sealed semiconductor device, and production method for resin-sealed semiconductor device | |
MX2017007254A (en) | Simple to produce electric component and method for producing an electric component. | |
SG11201610470RA (en) | Integrated circuit chip tester with an anti-rotation link | |
EP3041037A4 (en) | Plastic-molded semiconductor integrated circuit package unsealing method and unsealing device | |
SG11201800607TA (en) | Semiconductor integrated circuit device production method, and semiconductor integrated circuit device | |
TR201906359T4 (en) | PACKAGING UNIT AND METHOD FOR MANUFACTURING A PACKAGING UNIT OF THIS TYPE | |
MX2015008948A (en) | Semiconductor device having features to prevent reverse engineering. | |
KR102376631B1 (en) | Voltage generation circuit semiconductor memory device using the same and method of operating the same | |
DE112014002162A5 (en) | Optoelectronic semiconductor chip and optoelectronic semiconductor component | |
GB201419302D0 (en) | Semiconductor chips having heat conductive layer with vias | |
TW201613059A (en) | Semiconductor device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FG | Grant or registration | ||
HC | Change of company name or juridical status |
Owner name: SUNPOWER CORPORATION |