MX2009001458A - Circuito de depuracion que compara modo de operacion de conjunto de instrucciones de procesador. - Google Patents
Circuito de depuracion que compara modo de operacion de conjunto de instrucciones de procesador.Info
- Publication number
- MX2009001458A MX2009001458A MX2009001458A MX2009001458A MX2009001458A MX 2009001458 A MX2009001458 A MX 2009001458A MX 2009001458 A MX2009001458 A MX 2009001458A MX 2009001458 A MX2009001458 A MX 2009001458A MX 2009001458 A MX2009001458 A MX 2009001458A
- Authority
- MX
- Mexico
- Prior art keywords
- set operating
- instruction set
- operating mode
- instruction
- alert
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3636—Software debugging by tracing the execution of the program
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3648—Software debugging using additional hardware
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3628—Software debugging of optimised code
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/366—Software debugging using diagnostics
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
Abstract
Un procesador opera para ejecutar dos o más conjuntos de instrucciones, cada uno en un modo de operación de conjunto de instrucciones diferente. Cuando cada instrucción es ejecutada, el circuito de depuración compara el modo de operación de conjunto de instrucciones actual con un modo de operación de conjunto de instrucciones blanco enviado por un programador, y produce una alerta o indicación cuando son iguales. La alerta o indicación puede adicionalmente depender de la dirección de instrucción que sigue dentro de una gama de direcciones blanco predeterminadas. La alerta o indicación puede comprender una señal de punto de ruptura que detenga la ejecución y/o su salida como una señal externa del procesador. La dirección de instrucción en la cual el proceso detecta una similitud en los modos de operación de conjunto de instrucciones puede ser producida adicionalmente. Adicional o alternativamente, la alerta o indicación puede comprender iniciar o detener una operación de trazo, hacer una excepción o cualquier otra función de depurador conocida.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/463,379 US8352713B2 (en) | 2006-08-09 | 2006-08-09 | Debug circuit comparing processor instruction set operating mode |
PCT/US2007/075194 WO2008021763A1 (en) | 2006-08-09 | 2007-08-03 | Debug circuit comparing processor instruction set operating mode |
Publications (1)
Publication Number | Publication Date |
---|---|
MX2009001458A true MX2009001458A (es) | 2009-02-19 |
Family
ID=38891045
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
MX2009001458A MX2009001458A (es) | 2006-08-09 | 2007-08-03 | Circuito de depuracion que compara modo de operacion de conjunto de instrucciones de procesador. |
Country Status (13)
Country | Link |
---|---|
US (1) | US8352713B2 (es) |
EP (2) | EP2054808B1 (es) |
JP (2) | JP5546859B2 (es) |
KR (1) | KR101019278B1 (es) |
CN (2) | CN106909501B (es) |
BR (1) | BRPI0715163B1 (es) |
CA (1) | CA2658829C (es) |
ES (1) | ES2588185T3 (es) |
HU (1) | HUE029441T2 (es) |
IN (1) | IN2014MN01895A (es) |
MX (1) | MX2009001458A (es) |
RU (1) | RU2429525C2 (es) |
WO (1) | WO2008021763A1 (es) |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2864655B1 (fr) * | 2003-12-31 | 2006-03-24 | Trusted Logic | Procede de controle d'integrite de programmes par verification d'empreintes de traces d'execution |
US7555605B2 (en) * | 2006-09-28 | 2009-06-30 | Freescale Semiconductor, Inc. | Data processing system having cache memory debugging support and method therefor |
US20080162900A1 (en) * | 2006-12-29 | 2008-07-03 | Andre Rolfsmeier | System, Method and Apparatus for Observing a Control Device |
CN101777021B (zh) * | 2010-01-21 | 2012-07-04 | 龙芯中科技术有限公司 | 微处理器中精确数据断点的实现装置及其方法 |
US9639451B2 (en) | 2010-01-25 | 2017-05-02 | Nxp Usa, Inc. | Debugger system, method and computer program product for utilizing hardware breakpoints for debugging instructions |
GB2482701C (en) | 2010-08-11 | 2018-12-26 | Advanced Risc Mach Ltd | Illegal mode change handling |
GB2483906C (en) * | 2010-09-24 | 2019-10-09 | Advanced Risc Mach Ltd | Selection of debug instruction set for debugging of a data processing apparatus |
US8914615B2 (en) | 2011-12-02 | 2014-12-16 | Arm Limited | Mapping same logical register specifier for different instruction sets with divergent association to architectural register file using common address format |
US9703950B2 (en) * | 2012-03-30 | 2017-07-11 | Irdeto B.V. | Method and system for preventing and detecting security threats |
KR102013582B1 (ko) | 2012-09-07 | 2019-08-23 | 삼성전자 주식회사 | 혼합 모드 프로그램의 소스 코드 오류 위치 검출 장치 및 방법 |
JP2014085859A (ja) * | 2012-10-24 | 2014-05-12 | Renesas Electronics Corp | 半導体集積回路装置 |
US9268563B2 (en) * | 2012-11-12 | 2016-02-23 | International Business Machines Corporation | Verification of a vector execution unit design |
RU2635044C2 (ru) * | 2013-06-27 | 2017-11-08 | Интел Корпорейшн | Режим слежения в устройстве обработки в системах трассировки команд |
GB2527088B (en) * | 2014-06-11 | 2021-07-14 | Advanced Risc Mach Ltd | Executing debug program instructions on a target apparatus processing pipeline |
US9626267B2 (en) * | 2015-01-30 | 2017-04-18 | International Business Machines Corporation | Test generation using expected mode of the target hardware device |
US11269640B2 (en) * | 2017-02-13 | 2022-03-08 | Qualcomm Incorporated | Speculative transitions among modes with different privilege levels in a block-based microarchitecture |
US10169196B2 (en) * | 2017-03-20 | 2019-01-01 | Microsoft Technology Licensing, Llc | Enabling breakpoints on entire data structures |
US10534881B2 (en) * | 2018-04-10 | 2020-01-14 | Advanced Micro Devices, Inc. | Method of debugging a processor |
US10740220B2 (en) * | 2018-06-27 | 2020-08-11 | Microsoft Technology Licensing, Llc | Cache-based trace replay breakpoints using reserved tag field bits |
US11468199B2 (en) | 2020-07-22 | 2022-10-11 | Apple Inc. | Authenticated debug for computing systems |
US11436187B2 (en) * | 2020-10-20 | 2022-09-06 | Micron Technology, Inc. | Method of notifying a process or programmable atomic operation traps |
US11586439B2 (en) | 2020-10-20 | 2023-02-21 | Micron Technology, Inc. | Detecting infinite loops in a programmable atomic transaction |
CN113127285B (zh) * | 2021-06-17 | 2021-10-08 | 北京燧原智能科技有限公司 | 一种错误数据调试方法、装置、芯片及计算机设备 |
Family Cites Families (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06202907A (ja) | 1993-01-06 | 1994-07-22 | Hitachi Ltd | デバッグ支援装置 |
US5481684A (en) * | 1994-01-11 | 1996-01-02 | Exponential Technology, Inc. | Emulating operating system calls in an alternate instruction set using a modified code segment descriptor |
US5781750A (en) * | 1994-01-11 | 1998-07-14 | Exponential Technology, Inc. | Dual-instruction-set architecture CPU with hidden software emulation mode |
US5574927A (en) * | 1994-03-25 | 1996-11-12 | International Meta Systems, Inc. | RISC architecture computer configured for emulation of the instruction set of a target computer |
US5638525A (en) * | 1995-02-10 | 1997-06-10 | Intel Corporation | Processor capable of executing programs that contain RISC and CISC instructions |
US5774686A (en) * | 1995-06-07 | 1998-06-30 | Intel Corporation | Method and apparatus for providing two system architectures in a processor |
US6408386B1 (en) * | 1995-06-07 | 2002-06-18 | Intel Corporation | Method and apparatus for providing event handling functionality in a computer system |
US5680620A (en) * | 1995-06-30 | 1997-10-21 | Dell Usa, L.P. | System and method for detecting access to a peripheral device using a debug register |
JP3623840B2 (ja) * | 1996-01-31 | 2005-02-23 | 株式会社ルネサステクノロジ | データ処理装置及びマイクロプロセッサ |
US5963737A (en) * | 1996-04-18 | 1999-10-05 | International Business Machines Corporation | Interupt vectoring for trace exception facility in computer systems |
DE19701166A1 (de) | 1997-01-15 | 1998-07-23 | Siemens Ag | Verfahren zur Überwachung der bestimmungsgemäßen Ausführung von Softwareprogrammen |
US6631514B1 (en) * | 1998-01-06 | 2003-10-07 | Hewlett-Packard Development, L.P. | Emulation system that uses dynamic binary translation and permits the safe speculation of trapping operations |
JPH11338710A (ja) | 1998-05-28 | 1999-12-10 | Toshiba Corp | 複数種の命令セットを持つプロセッサのためのコンパイル方法ならびに装置および同方法がプログラムされ記録される記録媒体 |
US6480818B1 (en) * | 1998-11-13 | 2002-11-12 | Cray Inc. | Debugging techniques in a multithreaded environment |
US6430674B1 (en) * | 1998-12-30 | 2002-08-06 | Intel Corporation | Processor executing plural instruction sets (ISA's) with ability to have plural ISA's in different pipeline stages at same time |
US7013456B1 (en) * | 1999-01-28 | 2006-03-14 | Ati International Srl | Profiling execution of computer programs |
US6826748B1 (en) * | 1999-01-28 | 2004-11-30 | Ati International Srl | Profiling program execution into registers of a computer |
US7065633B1 (en) * | 1999-01-28 | 2006-06-20 | Ati International Srl | System for delivering exception raised in first architecture to operating system coded in second architecture in dual architecture CPU |
US7275246B1 (en) * | 1999-01-28 | 2007-09-25 | Ati International Srl | Executing programs for a first computer architecture on a computer of a second architecture |
US7793261B1 (en) * | 1999-10-01 | 2010-09-07 | Stmicroelectronics Limited | Interface for transferring debug information |
US6449712B1 (en) * | 1999-10-01 | 2002-09-10 | Hitachi, Ltd. | Emulating execution of smaller fixed-length branch/delay slot instructions with a sequence of larger fixed-length instructions |
US6446197B1 (en) * | 1999-10-01 | 2002-09-03 | Hitachi, Ltd. | Two modes for executing branch instructions of different lengths and use of branch control instruction and register set loaded with target instructions |
US6609247B1 (en) * | 2000-02-18 | 2003-08-19 | Hewlett-Packard Development Company | Method and apparatus for re-creating the trace of an emulated instruction set when executed on hardware native to a different instruction set field |
US7149878B1 (en) * | 2000-10-30 | 2006-12-12 | Mips Technologies, Inc. | Changing instruction set architecture mode by comparison of current instruction execution address with boundary address register values |
US7093108B2 (en) | 2001-02-01 | 2006-08-15 | Arm Limited | Apparatus and method for efficiently incorporating instruction set information with instruction addresses |
US6760864B2 (en) * | 2001-02-21 | 2004-07-06 | Freescale Semiconductor, Inc. | Data processing system with on-chip FIFO for storing debug information and method therefor |
US6901583B1 (en) * | 2001-07-19 | 2005-05-31 | Hewlett-Packard Development Company, L.P. | Method for testing of a software emulator while executing the software emulator on a target machine architecture |
US7865948B1 (en) | 2001-12-03 | 2011-01-04 | Advanced Micro Devices, Inc. | Method and apparatus for restricted execution of security sensitive instructions |
US7017030B2 (en) | 2002-02-20 | 2006-03-21 | Arm Limited | Prediction of instructions in a data processing apparatus |
JP2003256237A (ja) | 2002-02-27 | 2003-09-10 | Toshiba Corp | 割り込み発生装置、割り込み発生方法および割り込み発生プログラム |
GB0225649D0 (en) * | 2002-11-04 | 2002-12-11 | Transitive Technologies Ltd | Incremental validation |
WO2004049152A1 (en) | 2002-11-26 | 2004-06-10 | Mplicity Ltd. | A processor capable of multi-threaded execution of a plurality of instruction-sets |
CN1216327C (zh) * | 2003-05-15 | 2005-08-24 | 复旦大学 | 采用双指令集的32位嵌入式微处理器 |
EP1628235A1 (en) * | 2004-07-01 | 2006-02-22 | Texas Instruments Incorporated | Method and system of ensuring integrity of a secure mode entry sequence |
US7958335B2 (en) * | 2005-08-05 | 2011-06-07 | Arm Limited | Multiple instruction set decoding |
US7757221B2 (en) * | 2005-09-30 | 2010-07-13 | Intel Corporation | Apparatus and method for dynamic binary translator to support precise exceptions with minimal optimization constraints |
-
2006
- 2006-08-09 US US11/463,379 patent/US8352713B2/en active Active
-
2007
- 2007-08-03 EP EP07813770.0A patent/EP2054808B1/en active Active
- 2007-08-03 CA CA2658829A patent/CA2658829C/en active Active
- 2007-08-03 EP EP15194129.1A patent/EP3009936A1/en not_active Ceased
- 2007-08-03 BR BRPI0715163-2A patent/BRPI0715163B1/pt active IP Right Grant
- 2007-08-03 HU HUE07813770A patent/HUE029441T2/en unknown
- 2007-08-03 CN CN201611183722.0A patent/CN106909501B/zh active Active
- 2007-08-03 KR KR1020097004853A patent/KR101019278B1/ko active IP Right Grant
- 2007-08-03 MX MX2009001458A patent/MX2009001458A/es active IP Right Grant
- 2007-08-03 CN CN200780029330.1A patent/CN101501650B/zh active Active
- 2007-08-03 ES ES07813770.0T patent/ES2588185T3/es active Active
- 2007-08-03 WO PCT/US2007/075194 patent/WO2008021763A1/en active Application Filing
- 2007-08-03 JP JP2009523924A patent/JP5546859B2/ja active Active
- 2007-08-03 RU RU2009108321/08A patent/RU2429525C2/ru active
- 2007-08-03 IN IN1895MUN2014 patent/IN2014MN01895A/en unknown
-
2012
- 2012-10-12 JP JP2012227313A patent/JP5788370B2/ja active Active
Also Published As
Publication number | Publication date |
---|---|
RU2009108321A (ru) | 2010-09-20 |
JP5788370B2 (ja) | 2015-09-30 |
EP2054808A1 (en) | 2009-05-06 |
WO2008021763A1 (en) | 2008-02-21 |
ES2588185T3 (es) | 2016-10-31 |
IN2014MN01895A (es) | 2015-07-10 |
JP5546859B2 (ja) | 2014-07-09 |
CA2658829C (en) | 2016-01-05 |
KR20090051205A (ko) | 2009-05-21 |
KR101019278B1 (ko) | 2011-03-07 |
CA2658829A1 (en) | 2008-02-21 |
EP3009936A1 (en) | 2016-04-20 |
HUE029441T2 (en) | 2017-02-28 |
US8352713B2 (en) | 2013-01-08 |
BRPI0715163B1 (pt) | 2023-05-09 |
EP2054808B1 (en) | 2016-05-25 |
BRPI0715163A2 (pt) | 2013-06-11 |
CN101501650A (zh) | 2009-08-05 |
CN101501650B (zh) | 2016-12-07 |
RU2429525C2 (ru) | 2011-09-20 |
JP2010500661A (ja) | 2010-01-07 |
JP2013058217A (ja) | 2013-03-28 |
CN106909501B (zh) | 2021-02-05 |
US20080040587A1 (en) | 2008-02-14 |
CN106909501A (zh) | 2017-06-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MX2009001458A (es) | Circuito de depuracion que compara modo de operacion de conjunto de instrucciones de procesador. | |
GB201016080D0 (en) | Debugging of a data processing apparatus | |
WO2008061067A3 (en) | Non-intrusive, thread-selective, debugging method and system for a multi-threaded digital signal processor | |
WO2012021630A3 (en) | Mixed mode processor tracing | |
BR112015030302A2 (pt) | depuração de código nativo através da transição da execução em modo nativo para a execução em modo interpretado | |
WO2008064087A3 (en) | Hardware flow control monitor | |
EP2847681B1 (en) | Device having configurable breakpoint based on interrupt status | |
BR112017008712A2 (pt) | depurador (eud) do barramento em série universal embutido para depuração de multi-interface nos sistemas eletrônicos | |
MY162170A (en) | Processing apparatus, trace unit and diagnostic apparatus | |
BR112013004234A2 (pt) | circuito integrado com um analisador de lógica programável, capacidades aprimoradas de análise e depuração e um método | |
MY159188A (en) | Controlling generation of debug exceptions | |
WO2014033639A3 (en) | Introspection of software program components and conditional generation of memory dump | |
BR112014005536A2 (pt) | dispositivo de controle de termostato com feedback integrado e capacidade de notificação | |
MY156502A (en) | Conditional compare instruction | |
BR112013004233A2 (pt) | circuito integrado incluindo um analisador de lógica programável com capacidades aprimoradas de análise e depuração e um método para o mesmo | |
RU2012119785A (ru) | Микрокомпьютер и способ его работы | |
JP2015516100A5 (es) | ||
JP2009501369A5 (es) | ||
FR2969334B1 (fr) | Module materiel de securite et procede de debogage d'un tel module | |
GB2502754A (en) | Systems, apparatuses, and methods for jumps using a mask register | |
US20170060727A1 (en) | Breaking code execution based on time consumption | |
TW200701075A (en) | Boot method for quickly activating a computer system | |
GB2491274A (en) | Diagnostic data capture in a computing environment | |
TW200625072A (en) | On-chip electronic hardware debug support units having execution halting capabilities | |
MY182419A (en) | Contigent load suppression |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FG | Grant or registration |