KR980004068A - Data input / output device - Google Patents
Data input / output device Download PDFInfo
- Publication number
- KR980004068A KR980004068A KR1019960024529A KR19960024529A KR980004068A KR 980004068 A KR980004068 A KR 980004068A KR 1019960024529 A KR1019960024529 A KR 1019960024529A KR 19960024529 A KR19960024529 A KR 19960024529A KR 980004068 A KR980004068 A KR 980004068A
- Authority
- KR
- South Korea
- Prior art keywords
- data
- input
- output
- data input
- output device
- Prior art date
Links
Abstract
본 발명은 하나의 서브 블록당 4개씩 할당된 I/O 포트를 하나의 I/O 포트로 구성하여, 전체적인 I/O 포트수를 4개로 줄임으로서, 테스트시 사용되는 니들수를 감소시켜 멀티 프로빙 테스트를 실시할 수 있는 데이터 입출력장치에 관한 것으로, 하나의 서브블록에 4개의 입출력 포트가 결합되는 데이터 입출력 장치에 있어서, 서브블록과 입출력 포트 상에 결합되어, 4개의 입출력 포트로부터 입력되는 4개의 입출력데이터를 1개의 입출력 포트로부터 4개의 입출력 데이터를 출력하도록 하기 위한 디코더 수단을 포함하는 것을 특징으로 한다.In the present invention, the number of I / O ports allocated to four sub-blocks is reduced to four by reducing the number of I / O ports to four, The present invention relates to a data input / output device capable of performing a test, and in which four input / output ports are combined in one sub-block, the data input / output device comprises four sub-blocks and four input / And a decoder means for outputting four input / output data from one input / output port of the input / output data.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.
제1도는 본 발명의 일 실시예에 따른 데이터 입출력 장치를 나타낸도면.FIG. 1 illustrates a data input / output device according to an embodiment of the present invention. FIG.
제2도는 본 발명의 일 실시예에 따른 데이터 입출력 장치의 디코더를 나타낸 회로도.FIG. 2 is a circuit diagram showing a decoder of a data input / output device according to an embodiment of the present invention; FIG.
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960024529A KR980004068A (en) | 1996-06-27 | 1996-06-27 | Data input / output device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960024529A KR980004068A (en) | 1996-06-27 | 1996-06-27 | Data input / output device |
Publications (1)
Publication Number | Publication Date |
---|---|
KR980004068A true KR980004068A (en) | 1998-03-30 |
Family
ID=66240342
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019960024529A KR980004068A (en) | 1996-06-27 | 1996-06-27 | Data input / output device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR980004068A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100374007B1 (en) * | 1999-02-10 | 2003-02-26 | 이현조 | A power supplier for a search lighter |
-
1996
- 1996-06-27 KR KR1019960024529A patent/KR980004068A/en not_active Application Discontinuation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100374007B1 (en) * | 1999-02-10 | 2003-02-26 | 이현조 | A power supplier for a search lighter |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR850003610A (en) | Semiconductor memory device | |
KR950015367A (en) | Synchronous Random Access Memory Device | |
KR960042413A (en) | Data processing system | |
KR950015061A (en) | Synchronous binary counter | |
KR860008505A (en) | Data source system | |
KR980004068A (en) | Data input / output device | |
KR960706227A (en) | Combined programmable logic array and array logic | |
KR970705066A (en) | Non-arithmetic circular buffer cell availability status indicator circuit (Non-Arithmetic Circular Buffer Cell Availability Status Indicator Circuit) | |
KR900002177A (en) | Compression circuit | |
KR970024543A (en) | Match filter circuit | |
KR970068163A (en) | Data output buffer of semiconductor memory device | |
SU1667041A1 (en) | Device for information input | |
KR970024601A (en) | Exclusive OR circuit | |
KR960039640A (en) | Apparatus comprising logic and memory circuit with reduced input / output signal propagation delay and method of providing same | |
KR960019693A (en) | Selective noise reduction device of semiconductor device | |
KR970076207A (en) | Input stage circuit of Micro-Procesor | |
KR960018909A (en) | Memory device with the function of cache memory | |
KR910003510A (en) | Micro Channel Structural Bus Progress Detection Jig | |
KR910021050A (en) | Decoder circuit | |
KR880013086A (en) | Data transmission end device of laser printer | |
KR960036334A (en) | Variable delay circuit | |
KR970007624A (en) | Interrupt selection circuit by software control | |
KR980006887A (en) | The column address buffer circuit | |
KR970024569A (en) | Time delay circuit | |
KR980005003A (en) | The address conversion detection device of the semiconductor memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |