KR970076259A - A malfunction prevention decoding device in an uncertain state - Google Patents

A malfunction prevention decoding device in an uncertain state Download PDF

Info

Publication number
KR970076259A
KR970076259A KR1019960016395A KR19960016395A KR970076259A KR 970076259 A KR970076259 A KR 970076259A KR 1019960016395 A KR1019960016395 A KR 1019960016395A KR 19960016395 A KR19960016395 A KR 19960016395A KR 970076259 A KR970076259 A KR 970076259A
Authority
KR
South Korea
Prior art keywords
signal
outputting
storing
receiving
data storage
Prior art date
Application number
KR1019960016395A
Other languages
Korean (ko)
Inventor
최광주
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019960016395A priority Critical patent/KR970076259A/en
Publication of KR970076259A publication Critical patent/KR970076259A/en

Links

Landscapes

  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

이 발명은 불확실 상태에서의 오동작 방지 디코딩 장치에 관한 것으로, 사용자가 기입력한 데이터를 저장하고 있다가 출력하는 PLA(50)와, 상기 PLA(50)로부터 출력되는 각각의 입력받아 저장하였다가, 입력되는 클럭신호에 동기하여 출력하는 동기 부여부(60)와, 상기 동기 부여부(60)로부터 출력되는 신호를 입력받아 디코드하여 출력하는 디코더(70)로 이루어져 있으며, 동기신호가 인가되지 않아서 신호값이 불확실한 상태에서도 여러 출력신호 중에서 하나의 신호만이 인에이블됨으로써, 동시에 두 개의 신호가 인에이블됨에 따른 데이터 충돌이나 플로팅 상태를 방지하여 오동작을 방지하는 불확실 상태에서의 오동작 방지 디코딩 장치에 관한 것이다.The present invention relates to a malfunction prevention decoding apparatus in an uncertain state, and more particularly, to a PLA (50) for storing and outputting data previously input by a user, a PLA (50) And a decoder 70 for receiving a signal output from the synchronizing unit 60 and outputting the decoded signal to the decoder 70. When the synchronizing signal is not applied, And preventing a malfunction by preventing a data collision or a floating state due to the fact that only one of the plurality of output signals is enabled even when the value of the output signal is uncertain, thereby enabling a malfunction in the uncertain state .

Description

불확실 상태에서의 오동작 방지 디코딩 장치A malfunction prevention decoding device in an uncertain state

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.

제3도는 이 발명의 실시예에 따른 불확실 상태에서의 오동작 방지 디코딩 장치를 적용한 블록도이다.FIG. 3 is a block diagram to which a malfunction prevention decoding apparatus in an uncertain state according to an embodiment of the present invention is applied.

Claims (3)

사용자가 기입력한 데이터를 저장하고 있다가 출력하는 데이터 저장수단과; 상기 데이터 저장수단으로부터 출력되는 각각의 입력받아 저장하였다가, 입력되는 클럭신호에 동기하여 출력하는 동기 부여수단과; 상기 동기 부여수단으로부터 출력되는 신호를 입력받아 디코드하여 출력하는 디코딩 수단으로 이루어져 있는 것을 특징으로 하는 불확실 상태에서의 오동작 방지 디코딩 장치.A data storage means for storing and outputting data previously input by a user; Synchronizing means for receiving and storing each input from the data storage means and outputting it in synchronization with an input clock signal; And decoding means for receiving a signal output from said synchronizing means, decoding the signal, and outputting the decoded signal. 제1항에 있어서, 상기 동기 부여 수단의 구성은, 상기 데이터 저장수단으로부터 출력되는 제1출력신호를 입력받아 저장하였다가 입력되는 클럭신호에 동기하여 출력하는 제1플립플롭과; 상기 데이터 저장수단으로부터 출력되는 제2출력신호를 입력받아 저장하였다가 입력되는 클럭신호에 동기하여 출력하는 제2플립플롭으로 이루어져 있는 것을 특징으로 하는 불확실 상태에서의 오동작 방지 디코딩 장치.The semiconductor memory device according to claim 1, wherein the configuration of the synchronizing unit comprises: a first flip-flop for receiving and storing a first output signal output from the data storage unit and outputting the synchronized clock signal; And a second flip-flop for receiving and storing a second output signal from the data storage means and outputting the second output signal in synchronization with an input clock signal. 사용자가 기입력한 데이터를 저장하고 있다가 출력하는 데이터 저장수단과; 상기 데이터 저장수단으로부터 출력되는 각각의 입력받아 저장하였다가, 입력되는 클럭신호에 동기하여 출력하는 동기 부여수단과; 상기 동기 부여수단으로부터 출력되는 신호를 입력받아 디코드하여 출력하는 디코딩 수단으로부터 출력되는 신호에 따라 동작하여 버스의 데이터 통로를 구동하는 버스 제어수단으로 이루어져 있는 것을 특징으로 하는 초기 오동작을 방지한 버스 구동 장치.A data storage means for storing and outputting data previously input by a user; Synchronizing means for receiving and storing each input from the data storage means and outputting it in synchronization with an input clock signal; And a bus control means for driving the data path of the bus by operating in accordance with a signal outputted from decoding means for receiving a signal outputted from the synchronizing means and decoding and outputting the signal. . ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: It is disclosed by the contents of the first application.
KR1019960016395A 1996-05-16 1996-05-16 A malfunction prevention decoding device in an uncertain state KR970076259A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019960016395A KR970076259A (en) 1996-05-16 1996-05-16 A malfunction prevention decoding device in an uncertain state

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960016395A KR970076259A (en) 1996-05-16 1996-05-16 A malfunction prevention decoding device in an uncertain state

Publications (1)

Publication Number Publication Date
KR970076259A true KR970076259A (en) 1997-12-12

Family

ID=66220145

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960016395A KR970076259A (en) 1996-05-16 1996-05-16 A malfunction prevention decoding device in an uncertain state

Country Status (1)

Country Link
KR (1) KR970076259A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040014060A (en) * 2002-08-09 2004-02-14 삼성전자주식회사 Efficiency dynamic PLA decoder

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040014060A (en) * 2002-08-09 2004-02-14 삼성전자주식회사 Efficiency dynamic PLA decoder

Similar Documents

Publication Publication Date Title
KR910005156A (en) Microprocessor with predecoder unit and main decoder unit operating in pipeline processing method
KR920020951A (en) Video signal processing device
KR970008186A (en) Column Decoder of Semiconductor Memory Device
KR850003479A (en) Semiconductor integrated circuit
KR950003986A (en) Address Decoder with Small Circuit and Address Range Expansion Capability
KR950034206A (en) Image signal processing device
KR970076825A (en) Method and apparatus for generating internal pulse signal of synchronous memory
TW374170B (en) Clock-synchronized input circuit and semiconductor memory device that utilizes same
KR960015911A (en) Integrated circuit
KR970076259A (en) A malfunction prevention decoding device in an uncertain state
KR970007572A (en) Power control circuit in computer expansion slot
KR20040024788A (en) Skew free dual rail bus driver
KR970076821A (en) Latch circuit
KR980006890A (en) Sync word detection circuit
KR940027383A (en) Bus multiplexing circuit
KR840005634A (en) Clock regeneration circuit
KR970051196A (en) Clock Synchronization Circuit of Semiconductor Memory
KR950025534A (en) Multiplexing Circuit of Interrupt Signal
KR970076271A (en) Extended memory module
KR19980029392A (en) System Clock Generation Circuit of Synchronous Semiconductor Memory Device
KR970057904A (en) Line length decoder initial drive circuit
KR970067359A (en) The address transition detection circuit
KR100388984B1 (en) Apparatus for generating transmission acknowledgment signal by using transfer start signal in asymmetric subscriber system
KR970049251A (en) Fast pre-decoding circuitry in synchronous memory devices
KR950023161A (en) SRAM Write Circuit in Switch Matching Device of Electronic Switching System

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E601 Decision to refuse application